

## Integrated circuits

Book IC02Nb  
New series

1985

Video and associated systems

Bipolar, MOS

Types TDA2501 to TEA1002

NEW HANDBOOK SERIES



**VIDEO AND ASSOCIATED SYSTEMS**  
**BIPOLAR, MOS**  
**Types TDA2501 to TEA1002**

	<i>page</i>
<b>Introduction</b> . . . . .	1
<b>Selection guide</b>	
Functional index . . . . .	5
Numerical index . . . . .	12
<b>General</b>	
Type designation . . . . .	21
Rating systems . . . . .	23
Handling MOS devices . . . . .	25
<b>Device data</b> . . . . .	29
<b>Package outlines</b> . . . . .	729



## DATA HANDBOOK SYSTEM

Our Data Handbook System comprises more than 60 books with specifications on electronic components, subassemblies and materials. It is made up of four series of handbooks:

ELECTRON TUBES	BLUE
SEMICONDUCTORS	RED
INTEGRATED CIRCUITS	PURPLE
COMPONENTS AND MATERIALS	GREEN

The contents of each series are listed on pages iv to viii.

The data handbooks contain all pertinent data available at the time of publication, and each is revised and reissued periodically.

When ratings or specifications differ from those published in the preceding edition they are indicated with arrows in the page margin. Where application information is given it is advisory and does not form part of the product specification.

Condensed data on the preferred products of Philips Electronic Components and Materials Division is given in our Preferred Type Range catalogue (issued annually).

Information on current Data Handbooks and on how to obtain a subscription for future issues is available from any of the Organizations listed on the back cover.

Product specialists are at your service and enquiries will be answered promptly.

## ELECTRON TUBES (BLUE SERIES)

The blue series of data handbooks comprises:

- T1** Tubes for r.f. heating
- T2a** Transmitting tubes for communications, glass types
- T2b** Transmitting tubes for communications, ceramic types
- T3** Klystrons
- T4** Magnetrons for microwave heating
- T5** Cathode-ray tubes  
Instrument tubes, monitor and display tubes, C.R. tubes for special applications
- T6** Geiger-Müller tubes
- T7** Gas-filled tubes (will not be reprinted)
- T8** Picture tubes and components  
Colour TV picture tubes, black and white TV picture tubes, colour monitor tubes for data graphic display, monochrome monitor tubes for data graphic display, components for colour television, components for black and white television and monochrome data graphic display
- T9** Photo and electron multipliers
- T10** Plumbicon camera tubes and accessories
- T11** Microwave semiconductors and components
- T12** Vidicon and Newvicon camera tubes
- T13** Image intensifiers
- T14** Infrared detectors
- T15** Dry reed switches
- T16** Monochrome tubes and deflection units  
Black and white TV picture tubes, monochrome data graphic display tubes, deflection units

Data collations on these subjects are available now.  
Data Handbooks will be published in 1985.

## SEMICONDUCTORS (RED SERIES)

The red series of data handbooks comprises:

- S1 Diodes**  
Small-signal germanium diodes, small-signal silicon diodes, voltage regulator diodes ( $< 1,5$  W), voltage reference diodes, tuner diodes, rectifier diodes
- S2a Power diodes**
- S2b Thyristors and triacs**
- S3 Small-signal transistors**
- S4a Low-frequency power transistors and hybrid modules**
- S4b High-voltage and switching power transistors**
- S5 Field-effect transistors**
- S6 R.F. power transistors and modules**
- S7 Surface mounted semiconductors**
- S8 Devices for optoelectronics**  
Photosensitive diodes and transistors, light-emitting diodes, displays, photocouplers, infrared sensitive devices, photoconductive devices.
- S9 Power MOS transistors**
- S10 Wideband transistors and wideband hybrid IC modules**
- S11 Microwave semiconductors** (to be published in this series in 1985)  
At present available in Handbook T11
- S12 Surface acoustic wave devices**

## INTEGRATED CIRCUITS (PURPLE SERIES)

The purple series of data handbooks comprises:

### EXISTING SERIES

Superseded by:

<b>IC1</b>	<b>Bipolar ICs for radio and audio equipment</b>	
<b>IC2</b>	<b>Bipolar ICs for video equipment</b>	<b>IC02N</b>
<b>IC3</b>	<b>ICs for digital systems in radio, audio and video equipment</b>	
<b>IC4</b>	<b>Digital integrated circuits</b> CMOS HE4000B family	
<b>IC5</b>	<b>Digital integrated circuits – ECL</b> ECL10 000 (GX family), ECL100 000 (HX family), dedicated designs	<b>IC08N</b>
<b>IC6</b>	<b>Professional analogue integrated circuits</b>	
<b>IC7</b>	<b>Signetics bipolar memories</b>	
<b>IC8</b>	<b>Signetics analogue circuits</b>	<b>IC11N</b>
<b>IC9</b>	<b>Signetics TTL logic</b>	<b>IC09N and IC15N</b>
<b>IC10</b>	<b>Signetics Integrated Fuse Logic (IFL)</b>	<b>IC13N</b>
<b>IC11</b>	<b>Microprocessors, microcomputers and peripheral circuitry</b>	



## NEW SERIES

<b>IC01N</b>	<b>Radio, audio and associated systems</b> Bipolar, MOS	
<b>IC02N</b>	<b>Video and associated systems</b> Bipolar, MOS	(published 1985)
<b>IC03N</b>	<b>Telephony equipment</b> Bipolar, MOS	
<b>IC04N</b>	<b>HE4000B logic family</b> CMOS	
<b>IC05N</b>	<b>HE4000B logic family uncased integrated circuits</b> CMOS	(published 1984)
<b>IC06N</b>	<b>High-speed CMOS; PC54/74HC/HCT/HCU</b> Logic family	(published 1985)
<b>IC07N</b>	<b>PC54/74HC/HCU/HCT uncased integrated circuits</b> HCMOS	
<b>IC08N</b>	<b>10K and 100K logic family</b> ECL	(published 1984)
<b>IC09N</b>	<b>Logic series</b> TTL	(published 1984)
<b>IC10N</b>	<b>Memories</b> MOS, TTL, ECL	
<b>IC11N</b>	<b>Linear LSI</b>	(published 1985)
<b>IC12N</b>	<b>Semi-custom gate arrays &amp; cell libraries</b> ISL, ECL, CMOS	
<b>IC13N</b>	<b>Semi-custom</b> Integrated Fuse Logic	(published 1985)
<b>IC14N</b>	<b>Microprocessors, microcontrollers &amp; peripherals</b> Bipolar, MOS	
<b>IC15N</b>	<b>Logic series</b> FAST TTL	(published 1984)

### Note

Books available in the new series are shown with their date of publication.

## COMPONENTS AND MATERIALS (GREEN SERIES)

The green series of data handbooks comprises:

- C1 Programmable controller modules**  
PLC modules, PC20 modules
- C2 Television tuners, coaxial aerial input assemblies, surface acoustic wave filters**
- C3 Loudspeakers**
- C4 Ferroxcube potcores, square cores and cross cores**
- C5 Ferroxcube for power, audio/video and accelerators**
- C6 Synchronous motors and gearboxes**
- C7 Variable capacitors**
- C8 Variable mains transformers**
- C9 Piezoelectric quartz devices**
- C10 Connectors**
- C11 Non-linear resistors**  
Voltage dependent resistors (VDR), light dependent resistors (LDR), negative temperature coefficient thermistors (NTC), positive temperature coefficient thermistors (PTC)
- C12 Potentiometers, encoders and switches**
- C13 Fixed resistors**
- C14 Electrolytic and solid capacitors**
- C15 Ceramic capacitors**
- C16 Permanent magnet materials**
- C17 Stepping motors and associated electronics**
- C18 Direct current motors**
- C19 Piezoelectric ceramics**
- C20 Wire-wound components for TVs and monitors**
- C21 Assemblies for industrial use**  
HNIL FZ/30 series, NORbits 60-, 61-, 90-series, input devices
- C22 Film capacitors**

## INTRODUCTION

This new edition of the data handbook for video and associated systems has been expanded to include MOS as well as bipolar integrated circuits as the use of MOS circuits in video equipment is becoming more and more widespread (remote control, digital tuning, teletext, etc.).

The expansion of data has made it necessary to produce this handbook in two volumes: IC02Na; IC02Nb.

IC02Na contains device data on types MAB8031AH to TDA1524A.

IC02Nb contains device data on types TDA2501 to TEA1002.

Each volume contains an index, associated information and package outlines.

The data handbook now includes dedicated video circuits and general purpose products (microcontrollers, display circuits, etc.) that find application in video systems. Full specifications are provided for the dedicated circuits; in some cases the general purpose circuits have short-form specifications. More detailed information can be found in the relevant data sheets and handbooks.

### **I<sup>2</sup>C bus compatible ICs**

Some of the ICs in this handbook are I<sup>2</sup>C bus compatible (indicated by the logo shown below). The following clause applies:



Purchase of Philips' I<sup>2</sup>C components conveys a license under the Philips' I<sup>2</sup>C patent to use the components in the I<sup>2</sup>C system provided the system conforms to the I<sup>2</sup>C specifications defined by Philips.



## FUNCTIONAL AND NUMERICAL INDEX



## SELECTION GUIDE BY FUNCTION

type number	description	page
<b>Vision I.F. circuits</b>		
<i>Economical circuits</i>		
TDA2540; Q	IF amplifier and demodulator; NPN tuners	b-89
TDA2541; Q	IF amplifier and demodulator; PNP tuners	b-97
TDA2542; Q	IF amplifier and demodulator; for E and L standards; PNP tuners	b-105
TDA2544; Q	IF amplifier and demodulator; MOS tuners	b-119
TDA2548; Q	IF amplifier and demodulator; PNP tuners	b-139
<i>High-performance circuits</i>		
TDA3540; Q	IF amplifier and demodulator; NPN tuners	b-343
TDA3541; Q	IF amplifier and demodulator; PNP tuners	b-343
<b>Colour decoding circuits</b>		
TBA540	reference combination	a-549
TCA640	chrominance amplifier for SECAM or PAL/SECAM decoders	a-571
TCA650	chrominance demodulator for SECAM or PAL/SECAM decoders	a-579
TCA660B	contrast, saturation and brightness control circuit for colour difference and luminance signals	a-587
TDA2506	SECAM encoder	b-69
TDA2507	FM modulator controller	b-81
TDA3501	video control combination	b-323
TDA3505	video control combination with automatic cut-off control	b-331
TDA3510	PAL decoder	b-339
TDA3560	PAL decoder	b-353
TDA3561A	PAL decoder	b-363
TDA3562A	PAL/NTSC decoder	b-375
TDA3563	NTSC decoder	b-391
TDA3564	NTSC decoder without R.G.B. inputs	b-401
TDA3565	PAL decoder	b-411
TDA3590	SECAM processor circuit	b-453
TDA3590A	SECAM processor circuit (improved TDA3590)	b-467
TDA3591	SECAM processor circuit	b-483
TDA3591A	SECAM processor circuit	b-497
TDA4510	PAL decoder	b-675
TDA4555	multi-standard decoder for $-(R-Y)$ , $-(B-Y)$ signals	b-681
TDA4556	multi-standard decoder for $+(R-Y)$ , $+(B-Y)$ signals	b-681
TDA4560	colour transient improvement circuit	b-689
TDA8442	I <sup>2</sup> C bus interface for colour decoders	b-699

# INDEX

type number	description	page
<b>Vertical deflection circuits</b>		
TDA2653A	vertical deflection circuit; PIL-S4; 30AX systems and monitors	b-257
TDA2654S	vertical deflection circuit; monochrome, 110°; tiny-vision colour, 90°	b-265
TDA2655B	vertical deflection circuit; colour and monochrome, 90°	b-273
TDA3650	vertical deflection circuit	b-507
TDA3651	vertical deflection circuit	b-515
TDA3651A; AQ	vertical deflection circuit	b-523
TDA3652; Q	vertical deflection circuit	b-531
TDA3653; A	vertical deflection circuit with + 60 V and protection	b-537
<b>Sync processors; horizontal; vertical</b>		
TBA920S	horizontal combination	a-565
TDA2577A	synchronization circuit with vertical oscillator and driver stages	b-151
TDA2578A	synchronization circuit with vertical oscillator and driver stages	b-165
TDA2593	horizontal combination	b-221
TDA2594	horizontal combination with transmitter identification	b-229
TDA2595	horizontal combination with transmitter identification and protection circuits	b-237
TDA3571B	sync combination with transmitter identification and vertical divider (625 lines)	b-419
TDA3576B	sync combination with transmitter identification and vertical divider (625 lines)	b-431
TDA3586	horizontal and vertical sync processor	b-445
<b>Sound circuits</b>		
TBA120U	sound i.f. amplifier/demodulator	a-543
TBA750C; CQ	limiter/amplifier	a-557
TDA1013A	4 W audio power amplifier with d.c. volume control	a-601
TDA1029	signal sources switch (4 x two channels)	a-605
TDA1512; Q	12 to 20 W hi-fi audio power amplifier	a-625
TDA1520; Q	20 W hi-fi audio power amplifier	a-631
TDA1520A; AQ	20 W hi-fi audio power amplifier	a-637
TDA1524A	stereo-tone/volume control circuit	a-643
TDA2543	AM sound IF circuit for French standard	b-113
TDA2545A	quasi-split-sound circuit	b-127
TDA2546A	quasi-split-sound circuit; 5,5 MHz demodulation	b-133
TDA2555	dual TV sound demodulator circuit	b-147
TDA2611A	5 W audio power amplifier	b-247
TDA2791	TV sound combination; volume, treble, bass	b-293
TDA2795	TV stereo/dual sound identification decoder	b-305
TDA3800G	stereo/dual TV sound processor (dynamic selection)	b-615
TDA3800GS	stereo/dual TV sound processor (static selection)	b-615
TDA3803A	stereo/dual TV sound processor	b-623
TDA3810	spatial, stereo and pseudo-stereo sound circuit	b-631



type number	description	page
<b>Video recorder circuits</b>		
TDA0820T	double balanced modulator/demodulator	a-597
TDA2501	PAL/NTSC encoder	b-29
TDA2502	tacho motor speed controller	b-35
TDA2503	track sensing amplifier	b-45
TDA2504P; T	FM modem for 8 mm video	b-51
TDA2730	FM limiter/demodulator	b-281
TDA2740	amplifier and drop-out identification circuit	b-289
TDA3701	PAL synchronization processor for V2000 system	b-545
TDA3710	chrominance signal/mixer for V2000 system	b-553
TDA3720	SECAM chrominance signal processor for V2000 system	b-561
TDA3724	SECAM identification circuit	b-567
TDA3730	frequency demodulator and drop-out compensator	b-569
TDA3740	video processor/frequency modulator	b-575
TDA3755	PAL/NTSC synchronization processor for VHS system	b-581
TDA3760	PAL chrominance signal processor for VHS system	b-591
TDA3771	video processor	b-599
TDA3780	frequency modulator	b-605
TDA3791	band selector and window detector	b-609
<b>Video camera circuits</b>		
SAA1043	universal sync generator	a-113
SAA1044	subcarrier coupling circuit	a-129
<b>Miscellaneous</b>		
TDA1082	east-west correction driver circuit	a-619
TDA2579	sync circuit with synchronized vertical divider system and output stages	b-179
TDA2581; Q	control circuit for SMPS	b-195
TDA2582; Q	control circuit for PPS	b-207
TDA4500	small signal combination IC for monochrome TV	b-635
TDA4501	small signal combination IC for colour TV	b-647
TDA4503	small signal combination IC for B/W TV	b-661
TDA5030	mixer/oscillator for VHF tuner	b-695
TEA1002	PAL colour encoder and video summer	b-717
<b>Remote control systems</b>		
<i>For general purpose applications</i>		
SAA1082P	remote transmitter	a-173
SAF1032P	receiver/decoder for infrared operation	a-519
SAF1039P	remote transmitter for infrared operation	a-519

# INDEX

type number	description	page
<b>Remote control systems (continued)</b>		
<i>For sophisticated radio and video systems</i>		
SAA3004P; T	remote control transmitter for infrared operation	a-205
SAA3006	low voltage infrared remote control transmitter (RC-5)	a-215
SAA3027	infrared remote control transmitter (RC-5)	a-229
SAA3028	infrared remote control transcoder (RC-5); I <sup>2</sup> C bus compatible	a-243
TDA3047	infrared receiver circuit; V <sub>O</sub> = positive	b-311
TDA3048	infrared receiver circuit; V <sub>O</sub> = negative	b-317
TDB2033	preamplifier for infrared remote control transmission	b-707
<b>Tuning system</b>		
<i>Display drivers</i>		
PCF2100P; T	LCD duplex driver; 40 segments	a-43
PCF2110P; T	LCD duplex driver; 60 segments and 2 LEDs	a-53
PCF2111P; T	LCD duplex driver; 64 segments	a-63
PCF2112P; T	LCD driver; 32 segments	a-73
SAA1060	LED display/interface circuit	a-155
SAA1061	LED driver/output port expander	a-161
SAA1062A; AT	LCD display/interface circuit	a-167
<i>Clock timers</i>		
PCF8573P; T	clock/calendar with serial I/O; I <sup>2</sup> C bus interface	a-81
SAF3019	clock/timer with serial I/O; microcontroller controlled	a-533
<i>Tuning circuits</i>		
SAA1056P	PLL frequency synthesizer	a-137
SAA1057	radio tuning PLL frequency synthesizer (SYMO II)	a-145
SAA1300	tuner switching unit	a-201
SAB1164	sensitive 1 GHz divider-by-64; R <sub>O</sub> = 1 kΩ	a-437
SAB1165	sensitive 1 GHz divider-by-64; R <sub>O</sub> = 0,5 kΩ	a-437
SAB1256	sensitive 1 GHz divider-by-256	a-443
SAB3013	computer controlled analogue memory providing 6 analogue functions	a-449
SAB3034	analogue and tuning circuit (A & T)	a-457
SAB3035	computer interface for tuning and control (CITAC); 8 DACs; I <sup>2</sup> C bus compatible	a-471
SAB3036	computer interface for tuning and control (CITAC); without DACs; I <sup>2</sup> C bus compatible	a-487
SAB3037	computer interface for tuning and control (CITAC); 4 DACs; I <sup>2</sup> C bus compatible	a-503

type number	description	page
<b>Text decoder systems</b>		
SAA5020	teletext timing chain circuit (625 lines)	a-251
SAA5025D	teletext timing chain circuit for USA 525 line system (USTIC); 40 characters per row, 24 rows (8 TV-lines per row)	a-261
SAA5030	teletext video processor	a-279
SAA5040A; B; C	teletext acquisition and control circuit	a-289
SAA5041	teletext acquisition and control circuit	a-289
SAA5042	teletext acquisition and control circuit	a-289
SAA5045	gearing address logic array for USA teletext (GALA)	a-309
SAA5050	teletext character generator (English)	a-317
SAA5051	teletext character generator (German)	a-317
SAA5052	teletext character generator (Swedish)	a-317
SAA5053	teletext character generator (Italian)	a-317
SAA5054	teletext character generator (Belgian)	a-317
SAA5055	teletext character generator (US ASCII)	a-317
SAA5056	teletext character generator (Hebrew)	a-317
SAA5057	teletext character generator (Cyrillic)	a-317
SAA5070	peripheral IC for viewdata (LUCY); $\mu$ C controlled	a-341
SAA5230	teletext video processor	a-371
SAA5240A	computer controlled teletext circuit (CCT); 625-line system (English, German, Swedish)	a-383
SAA5240B	computer controlled teletext circuit (CCT); 625-line system (Italian, German, French)	a-383
SAA5350	colour CRT controller (EUROM); CEPT standard	a-409
<b>Microcontrollers</b>		
MAB8031AHP	single-chip 8-bit $\mu$ C; ROM-less version of MAB8051AH	a-29
MAB8031AHWP	single-chip 8-bit $\mu$ C; ROM-less version of MAB8051AH	a-29
MAB8035HLP	single-chip 8-bit $\mu$ C; ROM-less version of MAB8048H	a-31
MAB8035HLWP	single-chip 8-bit $\mu$ C; ROM-less version of MAB8048H	a-31
MAB8035HLT	single-chip 8-bit $\mu$ C; ROM-less version of MAB8048H	a-31
MAB8039HLP	single-chip 8-bit $\mu$ C; ROM-less version of MAB8049H	a-33
MAB8039HLWP	single-chip 8-bit $\mu$ C; ROM-less version of MAB8049H	a-33
MAB8039HLT	single-chip 8-bit $\mu$ C; ROM-less version of MAB8049H	a-33
MAB8040HLP	single-chip 8-bit $\mu$ C; ROM-less version of MAB8050H	a-35
MAB8048HP	single-chip 8-bit $\mu$ C; 1Kx8 ROM, 64x8 RAM	a-31
MAB8048HWP	single-chip 8-bit $\mu$ C; 1Kx8 ROM, 64x8 RAM	a-31
MAB8048HT	single-chip 8-bit $\mu$ C; 1Kx8 ROM, 64x8 RAM	a-31
MAB8049HP	single-chip 8-bit $\mu$ C; 2Kx8 ROM, 128x8 RAM	a-33
MAB8049HWP	single-chip 8-bit $\mu$ C; 2Kx8 ROM, 128x8 RAM	a-33
MAB8049HT	single-chip 8-bit $\mu$ C; 2Kx8 ROM, 128x8 RAM	a-33
MAB8050HP	single-chip 8-bit $\mu$ C; 4Kx8 ROM, 256x8 RAM	a-35
MAB8051AHP	single-chip 8-bit $\mu$ C; 4Kx8 ROM, 128x8 RAM	a-29
MAB8051AHWP	single-chip 8-bit $\mu$ C; 4Kx8 ROM, 128x8 RAM	a-29
MAB8400B	single-chip 8-bit $\mu$ C; 128 RAM bytes	a-37
MAB8400WP	single-chip 8-bit $\mu$ C; 128 RAM bytes	a-37

# INDEX

type number	description	page
<b>Microcontrollers (continued)</b>		
MAB8401B	like MAB8400 but with 8-bit LED-driver	a-37
MAB8401WP	like MAB8400 but with 8-bit LED-driver	a-37
MAB8410P	single-chip 8-bit $\mu$ C; 1K ROM/64 RAM bytes	a-37
MAB8410T	single-chip 8-bit $\mu$ C; 1K ROM/64 RAM bytes	a-37
MAB8420P	single-chip 8-bit $\mu$ C; 2K ROM/64 RAM bytes	a-37
MAB8420T	single-chip 8-bit $\mu$ C; 2K ROM/64 RAM bytes	a-37
MAB8421P	single-chip 8-bit $\mu$ C; 2K ROM/64 RAM bytes plus 8-bit LED driver	a-37
MAB8421T	single-chip 8-bit $\mu$ C; 2K ROM/64 RAM bytes plus 8-bit LED driver	a-37
MAB8422P	single-chip 8-bit $\mu$ C; 2K ROM/64 RAM bytes	a-39
MAB8440P	single-chip 8-bit $\mu$ C; 4K ROM/128 RAM bytes	a-37
MAB8440T	single-chip 8-bit $\mu$ C; 4K ROM/128 RAM bytes	a-37
MAB8441P	single-chip 8-bit $\mu$ C; 4K ROM/128 RAM bytes plus 8-bit LED driver	a-37
MAB8441T	single-chip 8-bit $\mu$ C; 2K ROM/128 RAM bytes plus 8-bit LED driver	a-37
MAB8442P	single-chip 8-bit $\mu$ C; 4K ROM/128 RAM bytes	a-39
MAB8461P	single-chip 8-bit $\mu$ C; 6K ROM/128 RAM bytes plus 8-bit LED driver	a-37
MAF8031AHP	single-chip 8-bit $\mu$ C; ROM-less version of MAB8051AH; extended temperature	a-29
MAF8031AHPW	single-chip 8-bit $\mu$ C; ROM-less version of MAB8051AH; extended temperature	a-29
MAF8035HLP	single-chip 8-bit $\mu$ C; ROM-less version of MAB8048H; extended temperature	a-31
MAF8035HLWP	single-chip 8-bit $\mu$ C; ROM-less version of MAB8048H; extended temperature	a-31
MAF8039HLP	single-chip 8-bit $\mu$ C; ROM-less version of MAB8049H; extended temperature	a-33
MAF8039HLWP	single-chip 8-bit $\mu$ C; ROM-less version of MAB8049H; extended temperature	a-33
MAF80A39HLP	single-chip 8-bit $\mu$ C; ROM-less version of MAB80A49H; reduced frequency; extended temperature	a-33
MAF8048HP	single-chip 8-bit $\mu$ C; 1Kx8 ROM, 64x8 RAM; extended temperature	a-31
MAF8048HWP	single-chip 8-bit $\mu$ C; 1Kx8 ROM, 64x8 RAM; extended temperature	a-31
MAF8049HP	single-chip 8-bit $\mu$ C; 2Kx8 ROM, 128x8 RAM; extended temperature	a-33
MAF8049HWP	single-chip 8-bit $\mu$ C; 2Kx8 ROM, 128x8 RAM; extended temperature	a-33
MAF80A49HP	single-chip 8-bit $\mu$ C; 2Kx8 ROM, 128x8 RAM; reduced frequency; extended temperature	a-33
MAF8051AHP	single-chip 8-bit $\mu$ C; 4Kx8 ROM, 128x8 RAM; extended temperature	a-29
MAF8051AHPW	single-chip 8-bit $\mu$ C; 4Kx8 ROM, 128x8 RAM; extended temperature	a-29
MAF8410P	single-chip 8-bit $\mu$ C; 1K ROM/64 RAM bytes	a-37
MAF8420P	single-chip 8-bit $\mu$ C; 2K ROM/64 RAM bytes	a-37
MAF8421P	single-chip 8-bit $\mu$ C; 2K ROM/64 RAM bytes plus 8-bit LED driver	a-37
MAF8422P	single-chip 8-bit $\mu$ C; 2K ROM/64 RAM bytes; extended temperature	a-39
MAF84A22P	single-chip 8-bit $\mu$ C; 2K ROM/64 RAM bytes; reduced frequency; extended temperature	a-39
MAF8440P	single-chip 8-bit $\mu$ C; 4K ROM/128 RAM bytes	a-37

type number	description	page
<b>Microcontrollers (continued)</b>		
MAF8441P	single-chip 8-bit $\mu$ C; 4K ROM/128 RAM bytes plus 8-bit LED driver	a-37
MAF8442P	single-chip 8-bit $\mu$ C; 4K ROM/128 RAM bytes; extended temperature	a-39
MAF84A42P	single-chip 8-bit $\mu$ C; 4K ROM/128 RAM bytes; reduced frequency extended temperature	a-39
MAF8461P	single-chip 8-bit $\mu$ C; 6K ROM/128 RAM bytes plus 8-bit LED driver	a-37
PCB80C35P	single-chip 8-bit $\mu$ C; ROM-less version of PCB80C48	a-41
PCB80C35WP	single-chip 8-bit $\mu$ C; ROM-less version of PCB80C48	a-41
PCB80C39P	single-chip 8-bit $\mu$ C; ROM-less version of PCB80C49	a-41
PCB80C39WP	single-chip 8-bit $\mu$ C; ROM-less version of PCB80C49	a-41
PCB80C48P	single-chip 8-bit $\mu$ C; 1Kx8 ROM, 64x8 RAM	a-41
PCB80C48WP	single-chip 8-bit $\mu$ C; 1Kx8 ROM, 64x8 RAM	a-41
PCB80C49P	single-chip 8-bit $\mu$ C; 2Kx8 ROM, 128x8 RAM	a-41
PCB80C49WP	single-chip 8-bit $\mu$ C; 2Kx8 ROM, 128x8 RAM	a-41
<b>Video games</b>		
SAA1099	stereo sound generator for sound effects and music synthesis; $\mu$ C controlled	a-185
TDA2505	SECAM encoder	b-61
TEA1002	PAL colour encoder and video summer	b-717
<b>A/D and D/A converters</b>		
PNA7507; A	7-bit analogue-to-digital converter (ADC 7)	a-99
PNA7518	8-bit multiplying DAC	a-107

## NUMERICAL INDEX

type number	description	package code	page
MAB8031AHP	single-chip 8-bit $\mu$ C; ROM-less version of MAB8051AH	SOT-129	a-29
MAB8031AHWP	single-chip 8-bit $\mu$ C; ROM-less version of MAB8051AH	44-PLCC; SOT-187	a-29
MAB8035HLP	single-chip 8-bit $\mu$ C; ROM-less version of MAB8048H	SOT-129	a-31
MAB8035HLWP	single-chip 8-bit $\mu$ C; ROM-less version of MAB8048H	44-PLCC; SOT-187	a-31
MAB8035HLT	single-chip 8-bit $\mu$ C; ROM-less version of MAB8048H	VSO-40; SOT-158A	a-31
MAB8039HLP	single-chip 8-bit $\mu$ C; ROM-less version of MAB8049H	SOT-129	a-33
MAB8039HLWP	single-chip 8-bit $\mu$ C; ROM-less version of MAB8049H	44-PLCC; SOT-187	a-33
MAB8039HLT	single-chip 8-bit $\mu$ C; ROM-less version of MAB8049H	VSO-40; SOT-158A	a-33
MAB8040HLP	single-chip 8-bit $\mu$ C; ROM-less version of MAB8050H	SOT129	a-35
MAB8048HP	single-chip 8-bit $\mu$ C; 1Kx8 ROM, 64x8 RAM	SOT-129	a-31
MAB8048HWP	single-chip 8-bit $\mu$ C; 1Kx8 ROM, 64x8 RAM	44-PLCC; SOT-187	a-31
MAB8048HT	single-chip 8-bit $\mu$ C; 1Kx8 ROM, 64x8 RAM	VSO-40; SOT-158A	a-31
MAB8049HP	single-chip 8-bit $\mu$ C; 2Kx8 ROM, 128x8 RAM	SOT-129	a-33
MAB8049HWP	single-chip 8-bit $\mu$ C; 2Kx8 ROM, 128x8 RAM	44-PLCC; SOT-187	a-33
MAB8049HT	single-chip 8-bit $\mu$ C; 2Kx8 ROM, 128x8 RAM	VSO-40; SOT-158A	a-33
MAB8050HP	single-chip 8-bit $\mu$ C; 4Kx8 ROM, 256x8 RAM	SOT-129	a-35
MAB8051AHP	single-chip 8-bit $\mu$ C; 4Kx8 ROM, 128x8 RAM	SOT-129	a-29
MAB8051AHWP	single-chip 8-bit $\mu$ C; 4Kx8 ROM, 128x8 RAM	44-PLCC; SOT-187	a-29
MAB8400B	single-chip 8-bit $\mu$ C; 128 RAM bytes	28/28 "Piggy back"	a-37
MAB8400WP	single-chip 8-bit $\mu$ C; 128 RAM bytes	68-PLCC; SOT-188A	a-37
MAB8401B	like MAB8400 but with 8-bit LED-driver	28/28 "Piggy back"	a-37
MAB8401WP	like MAB8400 but with 8-bit LED-driver	68-PLCC; SOT-188A	a-37
MAB8410P	single-chip 8-bit $\mu$ C; 1K ROM/64 RAM bytes	SOT-117A	a-37
MAB8410T	single-chip 8-bit $\mu$ C; 1K ROM/64 RAM bytes	SO-28; SOT-136A	a-37
MAB8420P	single-chip 8-bit $\mu$ C; 2K ROM/64 RAM bytes	SOT-117A	a-37
MAB8420T	single-chip 8-bit $\mu$ C; 2K ROM/64 RAM bytes	SO-28; SOT-136A	a-37
MAB8421P	single-chip 8-bit $\mu$ C; 2K ROM/64 RAM bytes plus 8-bit LED driver	SOT-117A	a-37
MAB8421T	single-chip 8-bit $\mu$ C; 2K ROM/64 RAM bytes plus 8-bit LED driver	SO-28; SOT-136A	a-37
MAB8422P	single-chip 8-bit $\mu$ C; 2K ROM/64 RAM bytes	SOT-146	a-39
MAB8440P	single-chip 8-bit $\mu$ C; 4K ROM/128 RAM bytes	SOT117A	a-37

type number	description	package code	page
MAB8440T	single-chip 8-bit $\mu$ C; 4K ROM/128 RAM bytes	SO-28; SOT-136A	a-37
MAB8441P	single-chip 8-bit $\mu$ C; 4K ROM/128 RAM bytes plus 8-bit LED driver	SOT-117A	a-37
MAB8441T	single-chip 8-bit $\mu$ C; 2K ROM/128 RAM bytes plus 8-bit LED driver	SO-28; SOT-136A	a-37
MAB8442P	single-chip 8-bit $\mu$ C; 4K ROM/128 RAM bytes	SOT-146	a-39
MAB8461P	single-chip 8-bit $\mu$ C; 6K ROM/128 RAM bytes plus 8-bit LED driver	SOT-117A	a-37
MAF8031AHP	single-chip 8-bit $\mu$ C; ROM-less version of MAB8051AH; extended temperature	SOT-129	a-29
MAF8031AHWP	single-chip 8-bit $\mu$ C; ROM-less version of MAB8051AH; extended temperature	44-PLCC; SOT-187	a-29
MAF8035HLP	single-chip 8-bit $\mu$ C; ROM-less version of MAB8048H; extended temperature	SOT-129	a-31
MAF8035HLWP	single-chip 8-bit $\mu$ C; ROM-less version of MAB8048H; extended temperature	44-PLCC; SOT-187	a-31
MAF8039HLP	single-chip 8-bit $\mu$ C; ROM-less version of MAB8049H; extended temperature	SOT-129	a-33
MAF8039HLWP	single-chip 8-bit $\mu$ C; ROM-less version of MAB8049H; extended temperature	44-PLCC; SOT-187	a-33
MAF80A39HLP	single-chip 8-bit $\mu$ C; ROM-less version of MAB80A49H; reduced frequency; extended temperature	SOT-129	a-33
MAF8048HP	single-chip 8-bit $\mu$ C; 1Kx8 ROM, 64x8 RAM; extended temperature	SOT-129	a-31
MAF8048HWP	single-chip 8-bit $\mu$ C; 1Kx8 ROM, 64x8 RAM; extended temperature	44-PLCC; SOT-187	a-31
MAF8049HP	single-chip 8-bit $\mu$ C; 2Kx8 ROM, 128x8 RAM; extended temperature	SOT-129	a-33
MAF8049HWP	single-chip 8-bit $\mu$ C; 2Kx8 ROM, 128x8 RAM; extended temperature	44-PLCC; SOT-187	a-33
MAF80A49HP	single-chip 8-bit $\mu$ C; 2Kx8 ROM, 128x8 RAM; reduced frequency; extended temperature	SOT-129	a-33
MAF8051AHP	single-chip 8-bit $\mu$ C; 4Kx8 ROM, 128x8 RAM; extended temperature	SOT-129	a-29
MAF8051AHWP	single-chip 8-bit $\mu$ C; 4Kx8 ROM, 128x8 RAM; extended temperature	44-PLCC; SOT-187	a-29
MAF8410P	single-chip 8-bit $\mu$ C; 1K ROM/64 RAM bytes	SOT-117A	a-37
MAF8420P	single-chip 8-bit $\mu$ C; 2K ROM/64 RAM bytes	SOT-117A	a-37
MAF8421P	single-chip 8-bit $\mu$ C; 2K ROM/64 RAM bytes plus 8-bit LED driver	SOT-117A	a-37
MAF8422P	single-chip 8-bit $\mu$ C; 2K ROM/64 RAM bytes; extended temperature	SOT-146	a-39
MAF84A22P	single-chip 8-bit $\mu$ C; 2K ROM/64 RAM bytes; reduced frequency; extended temperature	SOT-146	a-39
MAF8440P	single-chip 8-bit $\mu$ C; 4K ROM/128 RAM bytes	SOT-117A	a-37

# INDEX

type number	description	package code	page
MAF8441P	single-chip 8-bit $\mu$ C; 4K ROM/128 RAM bytes plus 8-bit LED driver	SOT-117A	a-37
MAF8442P	single-chip 8-bit $\mu$ C; 4K ROM/128 RAM bytes; extended temperature	SOT-146	a-39
MAF84A42P	single-chip 8-bit $\mu$ C; 4K ROM/128 RAM bytes; reduced frequency; extended temperature	SOT-146	a-39
MAF8461P	single-chip 8-bit $\mu$ C; 6K ROM/128 RAM bytes plus 8-bit LED driver	SOT-117A	a-37
PCB80C35P	single-chip 8-bit $\mu$ C; ROM-less version of PCB80C48	SOT-129	a-41
PCB80C35WP	single-chip 8-bit $\mu$ C; ROM-less version of PCB80C48	44-PLCC; SOT-187	a-41
PCB80C39P	single-chip 8-bit $\mu$ C; ROM-less version of PCB80C49	SOT-129	a-41
PCB80C39WP	single-chip 8-bit $\mu$ C; ROM-less version of PCB80C49	44-PLCC; SOT-187	a-41
PCB80C48P	single-chip 8-bit $\mu$ C; 1Kx8 ROM, 64x8 RAM	SOT-129	a-41
PCB80C48WP	single-chip 8-bit $\mu$ C; 1Kx8 ROM, 64x8 RAM	44-PLCC; SOT-187	a-41
PCB80C49P	single-chip 8-bit $\mu$ C; 2Kx8 ROM, 128x8 RAM	SOT-129	a-41
PCB80C49WP	single-chip 8-bit $\mu$ C; 2Kx8 ROM, 128x8 RAM	44-PLCC; SOT-187	a-41
PCF2100P	LCD duplex driver; 40 segments	SOT-117D	a-43
PCF2100T	LCD duplex driver; 40 segments	SO-28; SOT-136A	a-43
PCF2110P	LCD duplex driver; 60 segments and 2 LEDs	SOT-129	a-53
PCF2110T	LCD duplex driver; 60 segments and 2 LEDs	VSO-40; SOT-158A	a-53
PCF2111P	LCD duplex driver; 64 segments	SOT-129	a-63
PCF2111T	LCD duplex driver; 64 segments	VSO-40; SOT-158A	a-63
PCF2112P	LCD driver; 32 segments	SOT-129	a-73
PCF2112T	LCD driver; 32 segments	VSO-40; SOT-158A	a-73
PCF8573P	clock/calendar with serial I/O ( $I^2C$ bus)	SOT-38	a-81
PCF8573T	clock/calender with serial I/O ( $I^2C$ bus)	SO-16L; SOT-162A	a-81
PNA7507; A	7-bit analogue-to-digital converter (ADC 7)	SOT-101A	a-99
PNA7518	8-bit multiplying DAC	SOT-38WE-1	a-107
SAA1043	universal sync generator	SOT-117	a-113
SAA1044	subcarrier coupling circuit	SOT-38	a-129
SAA1056P	PLL frequency synthesizer	SOT-38Z	a-137
SAA1057	radio tuning PLL frequency synthesizer (SYM011)	SOT-102HE	a-145
SAA1060	LED display/interface circuit	SOT-101A	a-155
SAA1061	LED driver/output port expander	SOT-101A	a-161
SAA1062A	LCD display/interface circuit	SOT-117	a-167
SAA1062AT	LCD display/interface circuit	SO-28; SOT-136A	a-167
SAA1082P	remote transmitter	SOT-117	a-173
SAA1099	stereo sound generator for sound effects and music synthesis; $\mu$ C controlled	SOT-102CS	a-185
SAA1300	tuner switching unit	SOT-142B	a-201



type number	description	package code	page
SAA3004P	remote control transmitter for infrared operation	SOT-146	a-205
SAA3004T	remote control transmitter for infrared operation	SO-20; SOT-163A	a-205
SAA3006	low voltage infrared remote control transmitter (RC-5)	SOT-117	a-215
SAA3027	infrared remote control transmitter (RC-5)	SOT-117	a-229
SAA3028	infrared remote control transcoder (RC-5); I <sup>2</sup> C bus compatible	SOT-38Z	a-243
SAA5020	teletext timing chain (625 lines)	SOT-101A	a-251
SAA5025D	teletext timing chain for USA 525 line system (USTIC); 40 characters per row, 24 rows (8 TV lines per row)	SOT-117D	a-261
SAA5030	teletext video processor	SOT-101A	a-279
SAA5040A, B, C	teletext acquisition and control circuit	SOT-117	a-289
SAA5041	teletext acquisition and control circuit	SOT-117	a-289
SAA5042	teletext acquisition and control circuit	SOT-117	a-289
SAA5045	gearing and address logic array for USA teletext (GALA)	SOT-117D	a-309
SAA5050	teletext character generator (English)	SOT-117	a-317
SAA5051	teletext character generator (German)	SOT-117	a-317
SAA5052	teletext character generator (Swedish)	SOT-117	a-317
SAA5053	teletext character generator (Italian)	SOT-117	a-317
SAA5054	teletext character generator (Belgian)	SOT-117	a-317
SAA5055	teletext character generator (US ASCII)	SOT-117	a-317
SAA5056	teletext character generator (Hebrew)	SOT-117	a-317
SAA5057	teletext character generator (Cyrillic)	SOT-117	a-317
SAA5070	peripheral IC for viewdata (LUCY); $\mu$ C controlled	SOT-129	a-341
SAA5230	teletext video processor	SOT-117	a-371
SAA5240A	computer controlled teletext circuit (CCT); 625-line system (English, German, Swedish)	SOT-129	a-383
SAA5240B	computer controlled teletext circuit (CCT); 625-line system (Italian, German, French)	SOT-129	a-383
SAA5350	colour CRT controller (EUROM); CEPT standard	SOT-129	a-409
SAB1164	sensitive 1 GHz divider-by-64; $R_O = 1 \text{ k}\Omega$	SOT-97A	a-437
SAB1165	sensitive 1 GHz divider-by-64; $R_O = 0,5 \text{ k}\Omega$	SOT-97A	a-437
SAB1256	sensitive 1 GHz divider-by-256	SOT-97A	a-443
SAB3013	6 function analogue memory; $\mu$ C controlled	SOT-38	a-449
SAB3034	analogue and tuning circuit (A & T)	SOT-102CS	a-457
SAB3035	computer interface for tuning and control (CITAC); 8-DACs; I <sup>2</sup> C bus	SOT-117	a-471
SAB3036	computer interface for tuning and control (CITAC); without DACs; I <sup>2</sup> C bus	SOT-102HE	a-487
SAB3037	computer interface for tuning and control (CITAC); 4-DACs; I <sup>2</sup> C bus	SOT-101A	a-503

# INDEX

type number	description	package code	page
SAF 1032P	receiver/decoder for infrared operation	SOT-102A	a-519
SAF 1039P	remote transmitter for infrared operation	SOT-38Z	a-519
SAF3019	clock/timer with serial I/O; $\mu$ C controlled	SOT-38DE	a-533
TBA120U	sound i.f. amplifier/demodulator	SOT-27K, M, T	a-543
TBA540	reference combination	SOT-38	a-549
TBA750C	limiter/amplifier	SOT-38	a-557
TBA750CQ	limiter/amplifier	SOT-58	a-557
TBA920S	horizontal combination	SOT-38	a-565
TCA640	chrominance amplifier for SECAM or PAL/SECAM decoders	SOT-38	a-571
TCA650	chrominance demodulator for SECAM or PAL/SECAM decoders	SOT-38	a-579
TCA660B	contrast, saturation and brightness control circuit for colour difference and luminance signals	SOT-38	a-587
TDA0820T	double balanced modulator/demodulator	SO-14; SOT-108A	a-597
TDA1013A	4 W audio power amplifier with d.c. volume control	SOT-110B	a-601
TDA1029	signal sources switch (4 x two channels)	SOT-38	a-605
TDA1082	east-west correction driver circuit	SOT-38	a-619
TDA1512	12 to 20 W hi-fi audio power amplifier	SOT-131B	a-625
TDA1512Q	12 to 20 W hi-fi audio power amplifier	SOT-157B	a-625
TDA1520	20 W hi-fi audio power amplifier	SOT-131A	a-631
TDA1520Q	20 W hi-fi audio power amplifier	SOT-157A	a-631
TDA1520A	20 W hi-fi audio power amplifier	SOT-131A	a-637
TDA1520AQ	20 W hi-fi audio power amplifier	SOT-157A	a-637
TDA1524A	stereo-tone/volume control circuit	SOT-102HE	a-643
TDA2501	PAL/NTSC encoder	SOT-38WE2	b-29
TDA2502	tacho motor speed controller	SOT-102HE	b-35
TDA2503	track sensing amplifier for VCR	SOT-38WE2	b-45
TDA2504P	FM modem for VCR (8 mm)	SOT-101	b-51
TDA2504T	FM modem for VCR (8 mm)	SO-24; SOT-137A	b-51
TDA2505	SECAM encoder (video games)	SOT-117	b-61
TDA2506	SECAM encoder	SOT-101B	b-69
TDA2507	FM modulator controller	SOT-38WE9	b-81
TDA2540	IF amplifier and demodulator; NPN tuners	SOT-38	b-89
TDA2540Q	IF amplifier and demodulator; NPN tuners	SOT-58	b-89
TDA2541	IF amplifier and demodulator; PNP tuners	SOT-38	b-97
TDA2541Q	IF amplifier and demodulator; PNP tuners	SOT-58	b-97
TDA2542	IF amplifier and demodulator; PNP tuners (E and L standard)	SOT-38	b-105
TDA2542Q	IF amplifier and demodulator; PNP tuners (E and L standard)	SOT-58	b-105
TDA2543	AM sound IF circuit for French standard	SOT-102CS	b-113
TDA2544	IF amplifier and demodulator; MOS tuners	SOT-38	b-119
TDA2544Q	IF amplifier and demodulator; MOS tuners	SOT-58	b-119
TDA2545A	quasi-split-sound circuit	SOT-38	b-127
TDA2546A	quasi-split-sound circuit; 5,5 MHz demodulation	SOT-102CS	b-133

type number	description	package code	page
TDA2548	IF amplifier and demodulator; PNP tuners	SOT-38	b-139
TDA2548Q	IF amplifier and demodulator; PNP tuners	SOT-58	b-139
TDA2555	dual TV sound demodulator circuit	SOT-102HE	b-147
TDA2577A	sync circuit with vertical oscillator and driver stages	SOT-102HE	b-151
TDA2578A	sync circuit with vertical oscillator and driver stages	SOT-102HE	b-165
TDA2579	sync circuit with synchronized vertical divider system and output stages	SOT-102HE	b-179
TDA2581	control circuit for SMPS	SOT-38	b-195
TDA2581Q	control circuit for SMPS	SOT-58	b-195
TDA2582	control circuit for PPS	SOT-38	b-207
TDA2582Q	control circuit for PPS	SOT-58	b-207
TDA2593	horizontal combination	SOT-38	b-221
TDA2594	horizontal combination with transmitter identification	SOT-102DS	b-229
TDA2595	horizontal combination with transmitter identification and protection circuits	SOT-102CS	b-237
TDA2611A	5 W audio power amplifier	SOT-110B	b-247
TDA2653A	vertical deflection circuit; PIL-S4, 30 AX systems and monitors	SOT-141B	b-257
TDA2654S	vertical deflection circuit; monochrome, 110°; tiny-vision colour, 90°	SOT-110B	b-265
TDA2655B	vertical deflection circuit; colour and monochrome, 90°	SOT-150	b-273
TDA2730	FM limiter/demodulator (VCR)	SOT-38	b-281
TDA2740	amplifier and drop-out identification circuit (VCR)	SOT-38	b-289
TDA2791	TV sound combination; volume, treble, bass	SOT-38	b-293
TDA2795	TV stereo/dual sound identification decoder	SOT-102DS	b-305
TDA3047	infrared receiver circuit; $V_O = \text{positive}$	SOT-38	b-311
TDA3048	infrared receiver circuit; $V_O = \text{negative}$	SOT-38	b-317
TDA3501	video control combination	SOT-117	b-323
TDA3505	video control combination with automatic cut-off control	SOT-117	b-331
TDA3510	PAL decoder	SOT-101A	b-339
TDA3540	IF amplifier and demodulator; NPN tuners	SOT-38	b-343
TDA3540Q	IF amplifier and demodulator; NPN tuners	SOT-58	b-343
TDA3541	IF amplifier and demodulator; PNP tuners	SOT-38	b-343
TDA3541Q	IF amplifier and demodulator; PNP tuners	SOT-58	b-343
TDA3560	PAL decoder	SOT-117	b-353
TDA3561A	PAL decoder	SOT-117	b-363
TDA3562A	PAL/NTSC decoder	SOT-117	b-375
TDA3563	NTSC decoder	SOT-117	b-391
TDA3564	NTSC decoder without R.G.B. inputs	SOT-101A	b-401
TDA3565	PAL decoder	SOT-102HE	b-411
TDA3571B	sync combination with transmitter identification/vertical divider (625 lines)	SOT-102HE	b-419
TDA3576B	sync combination with transmitter identification/vertical divider (625 lines)	SOT-102HE	b-431

# INDEX

type number	description	package code	page
TDA3586	horizontal and vertical sync processor	SOT-117	b-445
TDA3590	SECAM processor circuit	SOT-101B	b-453
TDA3590A	SECAM processor (improved TDA3590)	SOT-101B	b-467
TDA3591	SECAM processor circuit	SOT-101B	b-483
TDA3591A	SECAM processor circuit	SOT-101B	b-497
TDA3650	vertical deflection circuit	SOT-141B	b-507
TDA3651	vertical deflection circuit	SOT-110B	b-515
TDA3651A	vertical deflection circuit	SOT-131B	b-523
TDA3651AQ	vertical deflection circuit	SOT-157B	b-523
TDA3652	vertical deflection circuit	SOT-131B	b-531
TDA3652Q	vertical deflection circuit	SOT-157B	b-531
TDA3653	vertical deflection circuit with + 60 V and protection	SOT-110B	b-537
TDA3653A	vertical deflection circuit with + 60 V and protection	SOT-131B	b-537
TDA3701	PAL sync processor for VCR (V2000 system)	SOT-117	b-545
TDA3710	chrominance signal/mixer for VCR (V2000 system)	SOT-117	b-553
TDA3720	SECAM chrominance signal processor for VCR (V2000 system)	SOT-102HE	b-561
TDA3724	SECAM identification circuit	SOT-102KE	b-567
TDA3730	frequency demodulator and drop-out compensator (VCR)	SOT-117	b-569
TDA3740	video processor/frequency modulator for VCR	SOT-117	b-575
TDA3755	PAL/NTSC sync processor for VCR (VHS system)	SOT-102HE	b-581
TDA3760	PAL chrominance signal processor for VCR (VHS system)	SOT-117	b-591
TDA3771	video processor for VCR	SOT-102CS	b-599
TDA3780	frequency modulator for VCR	SOT-102CS	b-605
TDA3791	band selector and window detector	SOT-38WE2	b-609
TDA3800G	stereo/dual TV sound processor (dynamic selection)	SOT-117	b-615
TDA3800GS	stereo/dual TV sound processor (static selection)	SOT-117	b-615
TDA3803A	stereo/dual TV sound processor	SOT-117	b-623
TDA3810	spatial, stereo and pseudo-stereo sound	SOT-102HE	b-631
TDA4500	small signal combination IC for monochrome TV	SOT-117	b-635
TDA4501	small signal combination for colour TV	SOT-117	b-647
TDA4503	small signal combination IC for B/W TV	SOT-117	b-661
TDA4510	PAL decoder	SOT-38	b-675
TDA4555	multistandard decoder for $-(R-Y)$ , $-(B-Y)$ signals	SOT-117	b-681
TDA4556	multistandard decoder for $+(R+Y)$ , $+(B-Y)$ signals	SOT-117	b-681
TDA4560	colour transient improvement circuit	SOT-102CS	b-689
TDA5030	mixer/oscillator for VHF tuner	SOT-102HE	b-695
TDA8442	I <sup>2</sup> C BUS interface for colour decoders	SOT-38	b-699
TDB2033	preamplifier for infrared remote control transmission	SOT-38	b-707
TEA1002	PAL colour encoder and video summer	SOT-102CS	b-717

## GENERAL

**Type designation**  
**Rating systems**  
**Handling MOS devices**



## PRO ELECTRON TYPE DESIGNATION CODE FOR INTEGRATED CIRCUITS

This type nomenclature applies to semiconductor monolithic, semiconductor multi-chip, thin-film, thick-film and hybrid integrated circuits.

A basic number consists of:

*THREE LETTERS FOLLOWED BY A SERIAL NUMBER*

### FIRST AND SECOND LETTER

#### 1. DIGITAL FAMILY CIRCUITS

The FIRST TWO LETTERS identify the FAMILY (see note 1).

#### 2. SOLITARY CIRCUITS

The FIRST LETTER divides the solitary circuits into:

- S : Solitary digital circuits
- T : Analogue circuits
- U : Mixed analogue/digital circuits

The SECOND LETTER is a serial letter without any further significance except 'H' which stands for hybrid circuits.

#### 3. MICROPROCESSORS

The FIRST TWO LETTERS identify microprocessors and correlated circuits as follows:

- MA : { Microcomputer
- { Central processing unit
- MB : Slice processor (see note 2)
- MD : Correlated memories
- ME : Other correlated circuits (interface, clock, peripheral controller, etc.)

#### 4. CHARGE-TRANSFER DEVICES AND SWITCHED CAPACITORS

The FIRST TWO LETTERS identify the following:

- NH : Hybrid circuits
- NL : Logic circuits
- NM : Memories
- NS : Analogue signal processing, using switched capacitors
- NT : Analogue signal processing, using CTDs
- NX : Imaging devices
- NY : Other correlated circuits

### Notes

1. A logic family is an assembly of digital circuits designed to be interconnected and defined by its basic electrical characteristics (such as: supply voltage, power consumption, propagation delay, noise immunity).
2. By 'slice processor' is meant: a functional slice of microprocessor.

# TYPE DESIGNATION

## THIRD LETTER

It indicates the operating ambient temperature range.

The letters A to G give information about the temperature:

- A : temperature range not specified
- B : 0 to + 70 °C
- C : -55 to + 125 °C
- D : -25 to + 70 °C
- E : -25 to + 85 °C
- F : -40 to + 85 °C
- G : -55 to + 85 °C

If a circuit is published for another temperature range, the letter indicating a narrower temperature range may be used or the letter 'A'.

Example: the range 0 to + 75 °C can be indicated by 'B' or 'A'.

## SERIAL NUMBER

This may be either a 4-digit number assigned by Pro Electron, or the serial number (which may be a combination of figures and letters) of an existing company type designation of the manufacturer.

To the basic type number may be added:

### *A VERSION LETTER*

Indicates a minor variant of the basic type or the package. Except for 'Z', which means customized wiring, the letter has no fixed meaning. The following letters are recommended for package variants:

- C : for cylindrical
- D : for ceramic DIL
- F : for flat pack
- L : for chip on tape
- P : for plastic DIL
- Q : for QIL
- T : for miniature plastic (mini-pack)
- U : for uncased chip

Alternatively a TWO LETTER SUFFIX may be used instead of a single package version letter, if the manufacturer (sponsor) wishes to give more information.

*FIRST LETTER:* General shape

- C : Cylindrical
- D : Dual-in-line (DIL)
- E : Power DIL (with external heatsink)
- F : Flat (leads on 2 sides)
- G : Flat (leads on 4 sides)
- K : Diamond (TO-3 family)
- M : Multiple-in-line (except Dual-, Triple-, Quadruple-in-line)
- Q : Quadruple-in-line (QIL)
- R : Power QIL (with external heatsink)
- S : Single-in-line
- T : Triple-in-line

*SECOND LETTER:* Material

- C : Metal-ceramic
- G : Glass-ceramic (cerdip)
- M : Metal
- P : Plastic

A hyphen precedes the suffix to avoid confusion with a version letter.



## RATING SYSTEMS

The rating systems described are those recommended by the International Electrotechnical Commission (IEC) in its Publication 134.

### DEFINITIONS OF TERMS USED

*Electronic device.* An electronic tube or valve, transistor or other semiconductor device.

#### Note

This definition excludes inductors, capacitors, resistors and similar components.

*Characteristic.* A characteristic is an inherent and measurable property of a device. Such a property may be electrical, mechanical, thermal, hydraulic, electro-magnetic, or nuclear, and can be expressed as a value for stated or recognized conditions. A characteristic may also be a set of related values, usually shown in graphical form.

*Bogey electronic device.* An electronic device whose characteristics have the published nominal values for the type. A bogey electronic device for any particular application can be obtained by considering only those characteristics which are directly related to the application.

*Rating.* A value which establishes either a limiting capability or a limiting condition for an electronic device. It is determined for specified values of environment and operation, and may be stated in any suitable terms.

#### Note

Limiting conditions may be either maxima or minima.

*Rating system.* The set of principles upon which ratings are established and which determine their interpretation.

#### Note

The rating system indicates the division of responsibility between the device manufacturer and the circuit designer, with the object of ensuring that the working conditions do not exceed the ratings.

### ABSOLUTE MAXIMUM RATING SYSTEM

Absolute maximum ratings are limiting values of operating and environmental conditions applicable to any electronic device of a specified type as defined by its published data, which should not be exceeded under the worst probable conditions.

These values are chosen by the device manufacturer to provide acceptable serviceability of the device, taking no responsibility for equipment variations, environmental variations, and the effects of changes in operating conditions due to variations in the characteristics of the device under consideration and of all other electronic devices in the equipment.

The equipment manufacturer should design so that, initially and throughout life, no absolute maximum value for the intended service is exceeded with any device under the worst probable operating conditions with respect to supply voltage variation, equipment component variation, equipment control adjustment, load variations, signal variation, environmental conditions, and variations in characteristics of the device under consideration and of all other electronic devices in the equipment.

## **DESIGN MAXIMUM RATING SYSTEM**

Design maximum ratings are limiting values of operating and environmental conditions applicable to a bogey electronic device of a specified type as defined by its published data, and should not be exceeded under the worst probable conditions.

These values are chosen by the device manufacturer to provide acceptable serviceability of the device, taking responsibility for the effects of changes in operating conditions due to variations in the characteristics of the electronic device under consideration.

The equipment manufacturer should design so that, initially and throughout life, no design maximum value for the intended service is exceeded with a bogey device under the worst probable operating conditions with respect to supply voltage variation, equipment component variation, variation in characteristics of all other devices in the equipment, equipment control adjustment, load variation, signal variation and environmental conditions.

## **DESIGN CENTRE RATING SYSTEM**

Design centre ratings are limiting values of operating and environmental conditions applicable to a bogey electronic device of a specified type as defined by its published data, and should not be exceeded under normal conditions.

These values are chosen by the device manufacturer to provide acceptable serviceability of the device in average applications, taking responsibility for normal changes in operating conditions due to rated supply voltage variation, equipment component variation, equipment control adjustment, load variation, signal variation, environmental conditions, and variations in the characteristics of all electronic devices.

The equipment manufacturer should design so that, initially, no design centre value for the intended service is exceeded with a bogey electronic device in equipment operating at the stated normal supply voltage.

## HANDLING MOS DEVICES

Though all our MOS integrated circuits incorporate protection against electrostatic discharges, they can nevertheless be damaged by accidental over-voltages. In storing and handling them, the following precautions are recommended.

### *Caution*

Testing or handling and mounting call for special attention to personal safety. Personnel handling MOS devices should normally be connected to ground via a resistor.

### **Storage and transport**

Store and transport the circuits in their original packing. Alternatively, use may be made of a conductive material or special IC carrier that either short-circuits all leads or insulates them from external contact.

### **Testing or handling**

Work on a conductive surface (e.g. metal table top) when testing the circuits or transferring them from one carrier to another. Electrically connect the person doing the testing or handling to the conductive surface, for example by a metal bracelet and a conductive cord or chain. Connect all testing and handling equipment to the same surface.

Signals should not be applied to the inputs while the device power supply is off. All unused input leads should be connected to either the supply voltage or ground.

### **Mounting**

Mount MOS integrated circuits on printed circuit boards *after* all other components have been mounted. Take care that the circuits themselves, metal parts of the board, mounting tools, and the person doing the mounting are kept at the same electric (ground) potential. If it is impossible to ground the printed-circuit board the person mounting the circuits should touch the board before bringing MOS circuits into contact with it.

### **Soldering**

Soldering iron tips, including those of low-voltage irons, or soldering baths should also be kept at the same potential as the MOS circuits and the board.

### **Static charges**

Dress personnel in clothing of non-electrostatic material (no wool, silk or synthetic fibres). After the MOS circuits have been mounted on the board proper handling precautions should still be observed. Until the sub-assemblies are inserted into a complete system in which the proper voltages are supplied, the board is no more than an extension of the leads of the devices mounted on the board. To prevent static charges from being transmitted through the board wiring to the device it is recommended that conductive clips or conductive tape be put on the circuit board terminals.

### **Transient voltages**

To prevent permanent damage due to transient voltages, do not insert or remove MOS devices, or printed-circuit boards with MOS devices, from test sockets or systems with power on.

### **Voltage surges**

Beware of voltage surges due to switching electrical equipment on or off, relays and d.c. lines.



## DEVICE DATA



## PAL — NTSC ENCODER

The TDA2501 encodes two colour-difference signals R-Y and B-Y onto one subcarrier. Quadrature modulation allows the coding to be in accordance with either the PAL or NTSC system.

### Functions:

- Generates two sinusoidal subcarriers with a relative phase of  $90^\circ$  (also accepts external subcarriers)
- Modulates the two subcarriers with the colour difference signals
- Inverts the output from one modulator on command of an external signal (as in case of PAL)
- Sums the output from the modulators to obtain a quadrature modulated output signal
- Clamps the output d.c. level to a reference voltage
- Divides the frequency of horizontal sync pulses by three so that the output level can be clamped and the balance of the two modulators sequentially controlled during the line-blanking minus burst-key period

### QUICK REFERENCE DATA

Supply voltage (pin 6)	$V_P$	typ.	6 V
Supply current	$I_P$	typ.	40 mA
Output chrominance voltage (pin 9)	$V_G(p-p)$	max.	1,4 V
Storage temperature	$T_{stg}$		-65 to +150 °C
Operating ambient temperature	$T_{amb}$		-25 to +70 °C

### PACKAGE OUTLINE

16-lead DIL; plastic with internal heat spreader (SOT-38WE-2).




Fig. 1 Block diagram. Also test and application diagram.  
 (1) R = 0,885 (2 π fC); for PAL f = 4,433 619 MHz, R = 963 Ω and C = 33 pF.



## DESCRIPTION

The colour difference signals B-Y and R-Y with a maximum amplitude of 1,4 volt are to be applied at pin 12 and pin 5. D.C.-coupling of the input signals is allowed if their d.c. levels are within specified limits from the d.c. level at pin 10 ( $V_{ref}$ ). The following table shows these limits as a function of supply voltage. The table also shows the limits of the reference voltage range as a function of the supply voltage.

supply voltage $V_{6-16}$ (V)	input d.c. (R-Y) (B-Y) min. (V)*	$V_{5-16}$ $V_{12-16}$ (V) max. (V)*	reference voltage*		
			$V_{10-16}$ (V)		
			min	typ.	max.
5,5	2,4	3,3	2,3	3,0	3,5
6,0	$> V_{ref} - 1,4 V$	3,8	2,4	3,3	3,9
7,0	$> V_{ref} - 1,4 V$	4,8	2,6	4,0	4,7
8,0	$> V_{ref} - 1,4 V$	5,8	2,8	4,8	5,5
9,0	$> V_{ref} - 1,4 V$	6,8	3,0	5,5	6,3
10,0	$> V_{ref} - 1,4 V$	7,8	3,2	6,3	7,1

\* Minimum 2,4 V.

\*\* At  $V_S - 2,2 V$ .

• Minimum values at  $0,2 V_S + 1,2 V$ .

Typical values without pull-up or pull-down resistor.

Maximum values at  $0,8 V_S - 0,9 V$ .

The inputs (B-Y) and (R-Y) should be zero, independent of their (limited) d.c.-levels, during the line-blanking minus burst-key period (LB — BK). Clamping the output and correcting the out-of-balance of the modulators, is done by applying a HIGH level to pin 7 within the (LB — BK) period (e.g. line sync pulse).

Modulation at output:

$V_g = \text{LOW}$ ; output =  $sc \times (B-Y) + sc' \times (R-Y)$

$V_g = \text{HIGH}$ ; output =  $sc \times (B-Y) - sc' \times (R-Y)$

in which  $sc'$  = subcarrier

$sc = 90^\circ$  phase-shifted subcarrier to  $sc'$  ( $sc$  lags).

The bandpass filter at the output suppresses the d.c. components of the (R-Y) + (B-Y) signal. Luminance (Y) is not processed by this circuit.

## Internal subcarrier

The internal subcarrier oscillator is crystal controlled. The oscillator generates a sinewave with low harmonic distortion and an amplitude of about 500 mV peak-to-peak. The amplitude can be changed if necessary with a current input at pin 1. The adjustment range is 0 to 800 mV, with a corresponding current range of +250 to -150  $\mu A$ .

## Phase shift

To obtain a  $90^\circ$  phase-shifted carrier, two low impedance subcarrier outputs are provided, pins 2 and 15, the last being the inverse of the first. Between pins 2 and 15 an external RC combination must be used to obtain the desired  $90^\circ$  shift. The capacitor value must be limited to 33 pF to minimize subcarrier distortion.

The resistor required between pins 2 and 14 is 0,885 ( $2 \pi fC$ ).

**External subcarrier**

The (B-Y) and (R-Y) signals can also be multiplied with an external subcarrier. In this case the external subcarrier is connected to pin 1. For maximum input impedance at pin 1  $V_3 = V_{16}$  ( $Z_{mi} > 1400 \Omega$ ). The same RC network generate the 90° phase-shifted subcarrier. For the use of an externally generated subcarrier, applied at pin 14, the d.c. level must be the same as in the case of an RC-network generated one.

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage $V_{6-16}$	$V_p$	max.	13,2 V
Total power dissipation	see derating curve (Fig. 2)		
Storage temperature range	$T_{stg}$		-65 to +150 °C
Operating ambient temperature	$T_{amb}$		-25 to +70 °C




Fig. 2 Power derating curve.

## D.C. CHARACTERISTICS

 $V_{6-10} = -V_{16-10} = 3 \text{ V}$ ;  $T_{\text{amb}} = 25 \text{ }^\circ\text{C}$ ; see Fig. 1

		min.	typ.	max.
Single power supply	$V_{6-16}$	5,5	6	10 V
Dual power supply				
positive	$V_{6-10}$	2	3	5 V
negative	$-V_{16-10}$	2,3	3	5 V
Supply current				
at pin 10	$I_{10}$	-1	0	3,5 mA
positive (pin 6)	$I_6$	28	40	64 mA
negative (pin 6)	$-I_{16}$	28	40	64 mA
Limitation d.c. level				
oscillator feedback	$V_1$	-30	0	+30 mV
Nominal amplitude input signal				
a.c. peak-to-peak	$V_{5(p-p)}$ $V_{12(p-p)}$	-	1	1,4 V
Input voltages (R-Y) and (B-Y)				
zero d.c. level	$V_5, V_{12}$	2,4	3,3	3,9 V
Required level sync input				
HIGH	$V_7$	4	-	$V_P$ V
LOW	$V_7$	-	-	$V_{10}$ V
Required level PAL pulse (H/2)				
HIGH	$V_8$	$V_{10} + 0,8$	-	$V_P$ V
LOW	$V_8$	$-V_P$	-	0 V
Input current sync input				
$V_7 = V_P + 1 \text{ V}$	$I_7$	-	4	15 $\mu\text{A}$
Input current PAL input (H/2)				
$V_8 = V_{10} + 0,8 \text{ V}$	$I_8$	-	1,5	5 $\mu\text{A}$
Output chroma voltage swing				
(R-Y) = (B-Y) = 1,4 V				
subcarrier pulse = 0,5 V	$V_{9(p-p)}$	-	-	1,4 V
Amplitude of suppressed				
subcarrier	$V_9$	0	7	16 mV
Input currents				
$V_4 = V_{10}$	$I_4$	0	1,5	5 $\mu\text{A}$
$V_{11} = V_{10}$	$I_{11}$	0	1,5	5 $\mu\text{A}$
$V_{13} = V_{10}$	$I_{13}$	0	1,5	5 $\mu\text{A}$
$V_5 = V_{10}$	$I_5$	0	9	30 $\mu\text{A}$
$V_{12} = V_{10}$	$I_{12}$	0	9	30 $\mu\text{A}$
$V_{14} = V_{16} + 2,3 \text{ V}$	$I_{14}$	-	6	- $\mu\text{A}$
Input impedance (R-Y)	$Z_5$	-	160	- $\text{k}\Omega$
Input impedance (B-Y)	$Z_{12}$	-	160	- $\text{k}\Omega$



## TACHO MOTOR SPEED CONTROLLER

## GENERAL DESCRIPTION


The TDA2502 is a tacho motor speed controller for the head drive in video recorders. The device provides motor speed control plus service signals for internal and external controls as two separate functions.

## QUICK REFERENCE DATA

Supply voltage range (pin 12)	$V_{CC1} = V_{12-14}$	9 to 12,5 V
Supply voltage range (pin 6)	$V_{CC2} = V_{6-14}$	$V_{CC1}$ to 12,5 V
Supply current (pin 12)	$I_{CC1} = I_{12}$	typ. 11 mA
Supply current (pin 6)	$I_{CC2} = I_6$	typ. 5 mA
Tacho input current (pin 17)	$I_{17}$	typ. 30 nA
Phase lock input (pin 1)		
LOW	$V_{iL}$	max. 4,8 V
HIGH	$V_{iH}$	min. 5,3 V
Phase reference input (pin 18)		
LOW	$V_{iL}$	max. 4,8 V
HIGH	$V_{iH}$	min. 5,3 V
Motor stop input (pin 4)	$V_{4-14}$	max. 0,5 V
Current limiting input (pin 8)	$V_{8-14}$	min. 0,42 V
Motor drive output (pin 5)		
at $-I_o = 10$ mA	$V_{oH}$	min. 9,15 V
at $I_o = 10$ mA	$V_{oL}$	max. 0,8 V
Operating ambient temperature range	$T_{amb}$	0 to 75 °C

## PACKAGE OUTLINE

18-lead DIL; plastic (SOT-102HE).



7287607

Fig. 1 Block diagram.




Fig. 2 Pinning diagram.

**PINNING**

1	PL1	phase lock input
2	RCRED	RED comparator input
3	RED/BLR	RED/Blocked Rotor output
4	C <sub>osc</sub> /STOP	internal sequence counter clock/motor stop input
5	V <sub>o</sub>	motor drive output
6	V <sub>CC2</sub>	positive supply 2 (output amplifier)
7	fb2	output amplifier feedback input
8	I <sub>1</sub>	current limiting input
9	RCP	phase discriminator reset input
10	CHP	phase discriminator hold capacitor input
11	C <sub>int</sub>	integrator capacitor
12	V <sub>CC1</sub>	positive supply 1
13	CHS	speed discriminator hold capacitor input
14	GND	ground
15	RCS	speed discriminator reset input
16	fb1	input amplifier feedback output
17	TAH	input amplifier feedback input
18	REF	phase reference input

**FUNCTIONAL DESCRIPTION****Motor speed control**

The d.c. motor drive output voltage (pin 5) is dependent upon both the motor speed and phase information.

The motor speed information is proportional to the tacho motor speed input frequency (pin 17) which is processed by a speed discriminator. The speed discriminator is an analogue circuit based on the sampled sawtooth principle. It is driven by reset and sample pulses at a frequency equal to the tachogenerator output frequency. Since the tachogenerator and motor are mechanically connected the circuit provides motor speed control.

The motor phase information is obtained by a comparison of the phase reference input (pin 18) and the phase lock input (pin 1).

The phase lock information is provided by a 1 pulse per revolution detector, connected to the head motor unit.

The phase information is generated by a phase discriminator. The system will reach a lock-in situation. The phase discriminator output current is integrated in an external capacitor (pin 11) after detection of the lock-in situation.

**Service signals**

The digital part of the circuit is responsible for:

- Aiding the RESET AND SAMPLE PULSE GENERATOR (Fig. 5)
- Reset of the integrated phase information during not-in-lock (start-up) via the INTEGRATOR LOGIC (Fig. 6)
- Generating a blocked rotor signal (BLR) which occurs after detection of 12 missing phase lock pulses by the BLOCKED ROTOR LOGIC (Fig. 1). The motor output is forced HIGH and the BLR/RED output (pin 3) is forced LOW
- RED pulse generation (Fig. 7)

**Combined function**

The blocked rotor signal of the head drive controller is coded in the RED output signal without affecting the C-MOS compatibility of the RED output. The blocked rotor information can be decoded by one external transistor (motor stop MS, Fig. 8).

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage (pin 12)	$V_{CC1} = V_{12-14}$	max.	13,2 V
Supply voltage (pin 6)	$V_{CC1} = V_{6-14}$	max.	13,2 V
Continuous output current	$I_5$	(see Fig. 4)	mA
Current from power supply to pins 4 and 11*	$I_{4,11}$		10 mA
Total power dissipation	$P_{tot}$	max.	1 W
Storage temperature range	$T_{stg}$		-25 to +150 °C
Operating ambient temperature range	$T_{amb}$		0 to +75 °C

**THERMAL RESISTANCE**

From junction to ambient  $R_{th\ j-a}$  typ. 70 K/W




Fig. 3 Power derating curve.




Fig. 4 Maximum output current  $I_5$  as a function of the output voltage  $V_{5-14}$ .

\* All pins can be connected to ground or to the power supply during operation except pins 4 and 11.



## CHARACTERISTICS

$V_{CC1} = V_{CC2} = 10\text{ V}$ ;  $T_{amb} = 25\text{ }^{\circ}\text{C}$ ; measured in Fig. 8; unless otherwise specified


parameter	symbol	min.	typ.	max.	unit
<b>Supply</b>					
Supply voltage (pin 12)	$V_{CC1} = V_{12-14}$	9	10	12,5	V
Supply current (pin 12)	$I_{CC1} = I_{12}$	—	11	15	mA
Supply voltage (pin 6)	$V_{CC2} = V_{6-14}$	$V_{CC1}$	—	12,5	V
Supply current (pin 6) at $I_o$ pin 5 = 0	$I_{CC2} = I_6$	—	5	—	mA
Power dissipation	$P_{tot}$	—	140	—	mW
<b>Inputs</b>					
<i>Tacho motor speed input</i> (pin 17)					
Input current	$I_{17}$	—	30	100	nA
Open loop gain (pin 17 to pin 16)	$G_o$	1000	—	—	V/V
<i>Phase lock input</i> (pin 1)					
Input voltage LOW	$V_{iL}$	—	—	4,8	V
Input voltage HIGH	$V_{iH}$	5,3	—	—	V
Input current LOW at $V_{1-14} = 0,5\text{ V}$	$ I_{iL} $	—	—	20	$\mu\text{A}$
Input current HIGH at $V_{1-14} = 10\text{ V}$	$ I_{iH} $	—	—	0,5	$\mu\text{A}$
<i>Phase reference input</i> (pin 18)					
Input voltage LOW	$V_{iL}$	—	—	4,8	V
Input voltage HIGH	$V_{iH}$	5,3	—	—	V
Input current LOW at $V_{18-14} = 0\text{ V}$	$ I_{iL} $	—	—	5	$\mu\text{A}$
Input current HIGH at $V_{18-14} = 10\text{ V}$	$ I_{iH} $	—	—	0,1	$\mu\text{A}$
Slope at $V_{18-14} = 4\text{ to }6\text{ V}$	$dV_i/dt$	5	—	—	V/ms
<i>Current limiting input</i> (pin 8)					
Input voltage with no current limit	$V_{8-14}$	−300	—	340	mV
Input voltage with current limit	$V_{8-14}$	0,42	—	1,5	V
External load resistor to ground at $V_{8-14} = 0\text{ V}$	$R_L$	2	—	—	$\text{k}\Omega$
input current LOW	$ I_{iL} $	—	—	1	$\mu\text{A}$
<i>Motor stop input</i> (via pin 4)					
Input voltage	$V_{4-14}$	0	—	0,5	V
Input current LOW at $V_{4-14} = 0,5\text{ V}$	$ I_{iL} $	—	—	0,5	mA

## CHARACTERISTICS (continued)

parameter	symbol	min.	typ.	max.	unit
<b>Outputs</b>					
<i>Input amplifier output (pin 16)</i>					
Minimum voltage swing (peak-to-peak value)	$V_{16-14(p-p)}$	—	0,5	—	V
Maximum voltage swing at $f = 3,5$ kHz (peak-to-peak value)	$V_{16-14(p-p)}$	—	8,4	—	V
Output current at $V_{16-14} = 1$ to $8,5$ V	$I_{16}$	-0,5	—	0,5	mA
Output impedance	$ Z_{16-14} $	—	400	—	$\Omega$
<b>RED/BLR output (pin 3)</b>					
Output voltage HIGH at BLR and RED HIGH; $-I_O = 25 \mu A$	$V_{OH}$	9	—	—	V
Output current HIGH at $V_{OH} = 1,5$ V	$-I_{OH}$	30	—	—	$\mu A$
Output voltage LOW at BLR HIGH; RED LOW; $-I_O = 5 \mu A$	$V_{OL}$	1,2	—	1,6	V
Output current LOW at $V_{OL} = 1,5$ V	$-I_{OL}$	40	—	—	$\mu A$
Output voltage LOW at BLR LOW; $I_O = 0,5$ mA	$-V_{oL}$	—	—	0,5	V
<i>Motor drive output (pin 5)</i>					
Output voltage HIGH at $-I_O = 10$ mA	$V_{OH}$	9,15	—	—	V
Output voltage LOW at $I_O = 10$ mA	$V_{OL}$	—	—	0,8	V
Output current HIGH at $V_O = 0$ V*	$-I_{OH}$	30	—	400	mA
Output current LOW at $V_O = 10$ V*	$I_{oL}$	10	—	300	mA
<b>Functional connections</b>					
<i>Sawtooth speed discriminator (pin 15)</i>					
Capacitor connected to pin 4 = 360 pF					
Load current	$I_{15}$	50	65	75	$\mu A$
Reset current at $V_{15-14} = 0,8$ V	$I_{15}$	2,5	—	—	mA
Reset time	$t_r$	—	15	—	$\mu s$
Input current during sampling at $V_{15-14} = 5,5$ V	$ I_{15} $	—	—	300	nA
<i>Hold capacitor (pin 13)</i>					
Capacitor connected to pin 4 = 360 pF					
External capacitor	$G_{13-14}$	—	—	2,5	nF
Input current at $V_{13-14} = 6$ V	$I_{13}$	-10	—	10	nA
Sample time	$t_s$	—	15	—	$\mu s$
Current during sampling	$ I_{13} $	300	—	—	$\mu A$

\* Pin 5 short-circuit to ground; time  $t_{sc}$  must not exceed 10 seconds.

parameter	symbol	min.	typ.	max.	unit
<i>Integrator capacitor</i> (pin 11)					
Input impedance at pin 7 floating; in-lock	$dV_{7-14}/dI_{11}$	4	—	—	V/ $\mu$ A
Reference voltage; not-in-lock	$V_{ref}$	—	5,5	—	V
Output current not-in-lock	$ I_o $	0,3	—	—	mA
$V_{10-14} = 1/2$ supply voltage; in-lock	$ I_o $	—	—	10	$\mu$ A
<i>Sawtooth phase discriminator</i> (pin 9)					
Capacitor connected to pin 4 = 360 pF					
Reset current	$I_g$	0,4	—	—	mA
Reset time	$t_r$	—	100	150	$\mu$ s
Input current	$ I_g $	—	—	1	$\mu$ A
Gain to pin 11; in-lock	$G_{9-11}$	17	—	23	$\mu$ A/V
<i>Hold capacitor</i> (pin 10)					
Capacitor connected to pin 4 = 360 pF					
Input current	$I_{10}$	—10	—	10	nA
Sample time	$t_s$	—	100	150	$\mu$ s
Current during sampling	$ I_{10} $	300	—	—	$\mu$ A
<i>RED comparator input</i> (pin 2)					
Reset current at $V_{1-14} = 0,5$ V	$I_2$	0,6	—	—	mA
Comparator voltage level	$V_{2-14}$	4,8	—	5,4	V
Output amplifier feedback (pin 7)					
Open loop gain pin 7 to pin 5	$G_o$	400	1000	—	V/V
pin 15 to pin 7; pin 7 floating	$G_o$	19	—	23	V/V
pin 9 to pin 7; not-in-lock	$G_o$	1,2	—	1,5	V/V
Internal feedback resistor at pin 7	$R_7$	21	26	32	k $\Omega$




**Key to waveforms**

- (1) Phase lock input (pin 1)
- (2) Phase reference input (pin 18)
  - (a) sawtooth runtime for phase measurement (pin 9)
  - (b) phase sample (pin 9 to pin 10)
- (3) Tacho motor speed input (pin 17)
- (4) Internal signal used for reset of the internal sequence counter
- (5) Oscillator input (pin 4). Clocks the internal sequence counter
- (6) Internal sequence counter;  $Q_0$
- (7) Internal sequence counter;  $Q_1$
- (8) Decoded functions:
  - 0; reset counter
  - 1; sample for speed discriminator
  - 2; reset for speed discriminator
  - 3; oscillator stop
- (9) Result at pin 15
- (10) Internal sample pulse for pin 13.
 

At time  $t_4$  and  $t_5$  the sample is suppressed by a control circuit to avoid sampling of the wrong sawtooth at pin 15 caused by the interrupt of pin 18.

Fig. 5 Sample and reset pulse generation for speed and phase discriminators.




7Z91203

**Key to waveforms**

- (1) Phase reference input (pin 18)
- (2) INTEGRATOR counter
- (3) Phase lock input (pin 1)
- (4) Detection of "not-in-lock" if pin 1 is LOW and pin 18 is HIGH.  
This condition resets the INTEGRATOR flip-flop and counter
- (5) Counter condition 7 sets the INTEGRATOR flip-flop (= integration)  
(a) start of integrating phase information into capacitor at pin 11.

Fig. 6 INTEGRATOR switch logic control.



7Z91202

**Key to waveforms**

- (1) Phase lock input (pin 1)
- (2) RED comparator input (pin 2)  
(a)  $1/2 V_p$
- (3) RED/BLR output, if no BLR (pin 3)

Fig. 7 RED pulse generation.




Fig. 8 Application diagram; also used as test circuit.

## TRACK SENSING AMPLIFIER FOR VIDEO RECORDERS

### GENERAL DESCRIPTION

The TDA2503 is a monolithic integrated circuit used in the servo system of video recorders. On selection of "play" (pin 10) the input signal  $f_1-f_4$  (pin 2) is amplified then mixed with a signal  $f_{mix}$  (pin 13) from the SAA1085. The resultant mixed signal is filtered to provide mixer outputs pins 15 and 14 at a frequency of 45 kHz and 15 kHz respectively.

These two signals  $V_i(f_{45})$  and  $V_i(f_{15})$  are amplified and rectified via pins 4 and 7. A differential amplifier provides an output signal that is proportional to the difference between the two signals. This output signal is available at pin 12 via an electronic switch.

On selection of "record" a 220 kHz input signal  $V_i(f_5)$  at pin 8 is amplified and rectified then sampled by an RC network connected to pin 11. The signal is fed via the electronic switch to the common output at pin 12.

Amplification of the "record-rectifier" is controlled by the d.c. level of the READ pulse input at pin 9. When "record" is selected only the applicable part of the circuit is activated.

### QUICK REFERENCE DATA

Supply voltage (pin 16)	$V_P = V_{16-1}$	typ. 10 V max. 13,2 V
Supply current (pin 16)		
mode PLAY ( $V_9$ and $V_{10}$ high level)	$I_P = I_{16}$	typ. 11,5 mA
mode RECORD ( $V_9$ and $V_{10}$ low level)	$I_P = I_{16}$	typ. 8,5 mA
<b>Play</b>		
Output current mixer	$I_{14,15}$	190 to 360 $\mu$ A
Amplification "mixer" part	$\Delta I_{15}-I_{14} $	typ. 120 $\mu$ A
Amplification "rectifier" part		
D.C. voltage shift	$\Delta V_{12-1}$	typ. 660 mV
Output voltage (pin 12)		
without input signal		
at $V_{ref}$ (pin 3) = 4,2 V	$V_{12-1}$	typ. 3,5 V
Input voltage range (pin 13)	$V_{13-1}$	50 to 100 mV
Maximum input voltage (pin 2)	$V_{2-1}$	20 mV
<b>Record</b>		
Amplification "record-rectifier"		
Output voltage (pin 12)		
$V_{g(p-p)} = 200$ mV; $f = 220$ kHz		
at $V_{g-1}$ low level	$V_{12-1}$	typ. 4 V
at $V_{g-1}$ high level	$V_{12-1}$	typ. 2,1 V

### PACKAGE OUTLINE

16-lead DIL; plastic, with internal heat spreader (SOT-38WE-2).




Fig. 1 Block diagram.



**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage (pin 16)	$V_P = V_{16-1}$	max.	13,2 V
Voltages with respect to pin 1			
Input voltage all pins	$V_{n-1}$	max.	9 V
Output voltage			
pin 12	$V_{12-1}$	max.	8 V
pin 14	$V_{14-1}$	max.	13,2 V
pin 15	$V_{15-1}$	max.	13,2 V
Voltage at pin 11	$V_{11-1}$	max.	9 V
Current at pin 12	$I_{12}$	max.	10 mA
Total power dissipation	$P_{tot}$	max.	500 mW
Storage temperature range	$T_{stg}$		-65 to + 150 °C
Operating ambient temperature range	$T_{amb}$		0 to + 70 °C

**THERMAL RESISTANCE**

From junction to ambient	$R_{th\ j-a}$	typ.	75 K/W
--------------------------	---------------	------	--------





Fig. 2 Power derating curve.

Fig. 3 Amplification of the "record-amplifier"  $V_{11-1}$  as a function of input voltage  $V_{9-1}$ ;  $V_P = 10$  V;  $V_{8(p-p)} = 200$  mV.

## D.C. CHARACTERISTICS

$V_P = V_{16-1} = 10\text{ V}$ ;  $T_{\text{amb}} = 25\text{ }^\circ\text{C}$ ; measured in Fig. 1; unless otherwise specified

parameter	symbol	min.	typ.	max.	unit
<b>Supply</b>					
Supply voltage (pin 16)	$V_P = V_{16-1}$	9	10	12,6	V
Reference voltage (pin 3)	$V_{\text{ref}} = V_{3-1}$	—	4,2	—	V
Supply current (pin 16)					
"play"; $V_9$ and $V_{10}$ high level	$I_P = I_{16}$	7,5	11,3	14,8	mA
"record"; $V_9$ and $V_{10}$ low level	$I_P = I_{16}$	5,6	8,5	11,2	mA
<b>Input current</b>					
high level; $V_{10-1} = 10\text{ V}$	$I_{10}$	—	—	1	$\mu\text{A}$
low level; $V_{10-1} = 0\text{ V}$	$-I_{10}$	—	—	1	$\mu\text{A}$
<b>Input voltage (pin 10 at position "play")</b>					
$V_i$ ( $f_1$ - $f_4$ )	$V_{2-1}$	3,0	3,2	3,4	V
$V_i$ ( $f_5$ )	$V_{8-1}$	3,0	3,2	3,4	V
$V_i$ ( $f_{45}$ )	$V_{4-1}$	2,7	2,9	3,1	V
$V_i$ ( $f_{15}$ )	$V_{7-1}$	2,7	2,9	3,1	V
<b>Input voltage (pin 10)</b>					
position "play" = high level	$V_{10-1}$	2	—	—	V
position "record" = low level	$V_{10-1}$	—	—	0,8	V
$V_{C1}$ (pin 10 at position "play")	$V_{5-1}$	2,7	2,9	3,1	V
$V_{C2}$ (pin 10 at position "play")	$V_{6-1}$	2,7	2,9	3,1	V
<b>READ pulse current (pin 9)</b>					
$V_{9-1} = 10\text{ V}$	$I_9$	—	—	1	$\mu\text{A}$
$V_{9-1} = 0\text{ V}$	$-I_9$	—	—	10	$\mu\text{A}$
<b>Mixer output current (pins 14 and 15)</b>					
from + 10 V; pin 10 at position "play"					
$I_o$ ( $f_{15}$ ) pin 14	$I_{14}$	190	275	360	$\mu\text{A}$
$I_o$ ( $f_{45}$ ) pin 15	$I_{15}$	190	275	360	$\mu\text{A}$
<b>Input voltage (pin 13)</b>					
$V_{\text{fmix}}$ (pin 10 at position "play")	$V_{13-1}$	3,0	3,2	3,4	V
$V_{RC}$ ( $f_5$ ) with $V_{9-1}$ at low level	$V_{11-1}$	—	2,1	—	V
<b>Output voltage (pin 12)</b>					
at $V_i$ ( $f_{45}$ ) = $V_i$ ( $f_{15}$ )	$V_{12-1}$	—	$V_{\text{ref}} - 0,7$	—	V
at $V_i$ ( $f_{45}$ ) $\ll V_i$ ( $f_{15}$ )	$V_{12-1}$	—	60	150	mV
at $V_i$ ( $f_{45}$ ) $\gg V_i$ ( $f_{15}$ )	$V_{12-1}$	6,5	7,0	7,75	V
<b>Input voltage (pin 9)</b>					
READ = high level	$V_{9-1}$	9	—	—	V
READ = low level	$V_{9-1}$	—	—	2	V

## A.C. CHARACTERISTICS

$V_P = V_{16-1} = 10 \text{ V}$ ;  $T_{\text{amb}} = 25 \text{ }^\circ\text{C}$ ; measured in Fig. 1; unless otherwise specified

parameter	symbol	min.	typ.	max.	unit
Position "play"					
Amplification "mixer" part					
$V_i$ ( $f_{1-4}$ ) = 1 mV, 100 kHz sine					
$V_{\text{fmix}} = 100 \text{ mV (p-p)}$ , 100 kHz square wave provides output current					
(a) square wave in phase with sine	$I_{15-14}$	—	120	—	$\mu\text{A}$
(b) square wave $180^\circ$ with respect to sine	$I_{14-15}$	—	120	—	$\mu\text{A}$
(c) square wave $90^\circ$ with respect to sine	$ I_{15-14} $	—	0	—	$\mu\text{A}$
D.C. voltage shift*					
$ V_{4(\text{rms})} - V_{7(\text{rms})}  = 10 \text{ mV}$ ; $f = 100 \text{ kHz}$	$\Delta V_{12-1}$	560	660	760	mV
Position "record" (see also Fig. 3)					
Output voltage					
$V_{8(\text{p-p})} = 200 \text{ mV}$ ; $f = 220 \text{ kHz}$					
at $V_{9-1} = \text{high}$ ; $V_{11-1} = V_{12-1}$	$V_{12-1}$	—	2,1	—	V
at $V_{9-1} = \text{low}$ ; $V_{11-1} = V_{12-1}$ ; when $-I_{11\text{max.}} = 2 \text{ mA}$	$V_{12-1}$	—	4	—	V
Common mode rejection ratio (pin 12) at $V_{4(\text{rms})} = V_{7(\text{rms})} = 0$ to $1500 \text{ mV}$	CMRR	20	—	—	dB
Input impedances					
dynamic track following (pin 2)	$ Z_{2-1} $	6,4	8,2	11,0	$\text{k}\Omega$
record (pin 8)	$ Z_{8-1} $	6,4	8,2	11,0	$\text{k}\Omega$
mixer (pin 13)	$ Z_{13-1} $	6,4	8,2	11,0	$\text{k}\Omega$
reference voltage (pin 3)	$ Z_{3-1} $	0,1	1,0	—	$\text{M}\Omega$
detector inputs (pins 4 and 7)	$ Z_{4,7-1} $	6,4	8,2	11,0	$\text{k}\Omega$
Input voltages					
mixer (pin 13)	$V_{13-1}$	50	—	100	mV
dynamic track following (pin 2) for undisturbed output signal pins 14, 15	$V_{2-1}$	—	—	20	mV
detector inputs (pins 4 and 7) (peak-to-peak value)	$V_{4,7-1(\text{p-p})}$	—	—	1,5	V
record (pin 8) (peak-to-peak value)	$V_{8-1(\text{p-p})}$	—	—	2,0	V

\* Voltage with respect to  $V_{12} = V_{\text{ref}} - 0,7 \text{ V}$ .



# DEVELOPMENT DATA

This data sheet contains advance information and specifications are subject to change without notice.

TDA2504

## FM MODEM FOR VIDEO RECORDERS

### GENERAL DESCRIPTION

The TDA2504 is a monolithic integrated circuit for FM audio signal processing for both record and playback in video recorders.

The circuit incorporates the following functions:

#### Record

- Preamplifier
- Automatic level control circuit (ALC) } for microphone
- Frequency modulator (in combination with the CCO)
- H.F. output buffer

#### Playback

- H.F. amplifier/limiter
- Phase detector
- Current controlled oscillator (CCO)
- Sample and hold circuit (S/H) in which the hold information is generated by a hold time setting circuit driven by the head identification pulse (HID)

Furthermore

- Internal voltage/current stabilizer
- Record/playback switching circuit

### QUICK REFERENCE DATA

Supply voltage (pin 14)	$V_P = V_{14-1}$	typ.	5 V
-------------------------	------------------	------	-----

Supply current (pin 14)			
for record at $V_{20-1} > 2,0$ V	$I_P = I_{14}$	typ.	17 mA
for playback at $V_{20-1} < 0,8$ V	$I_P = I_{14}$	typ.	20 mA

### RECORD

#### Preamplifier + ALC

A.F. output voltage at $V_i = 2$ mV	$V_O$	typ.	600 mV
-------------------------------------	-------	------	--------

Total harmonic distortion			
at $V_i = 2$ mV	THD	typ.	0,3 %
at $V_i = 40$ mV	THD	typ.	0,5 %

Signal-to-noise ratio related to			
$V_O = 600$ mV; $R_S = 1$ k $\Omega$	S/N	typ.	60 dB

#### Modulator

A.F. input current for $\Delta f = 100$ kHz	$\Delta I_M$	typ.	2,8 $\mu$ A
---	--------------	------	-------------

#### H.F. output stage (pin 13)

Output voltage (peak-to-peak value)	$V_{O(p-p)}$	typ.	2,5 V
-------------------------------------	--------------	------	-------

### PLAYBACK

#### Current controlled oscillator (CCO)

Nominal frequency	$f_{CCO}$	typ.	1,5 MHz
-------------------	-----------	------	---------

#### Limiter + S/H amplifier

A.F. output voltage at $V_i = 10$ mV	$V_O$	typ.	435 mV
--------------------------------------	-------	------	--------


Signal-to-noise ratio at $V_O = 435$ mV	S/N	typ.	56 dB
---	-----	------	-------

Total harmonic distortion at $V_i = 10$ mV	THD	typ.	0,5 %
--	-----	------	-------

### PACKAGE OUTLINES

24-lead DIL; plastic (with internal heat spreader) (SOT-101).

24-lead mini-pack; plastic (SO-24; SOT-137).



7291416


- REC = record
- PB = playback
- ALC = automatic level control
- CCO = current controlled oscillator

Fig. 1 Block diagram.

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage (pin 14)	$V_P = V_{14-1}$	max. 13,2 V
Total power dissipation	$P_{tot}$	see Fig. 2
Storage temperature range	$T_{stg}$	-55 to +150 °C
Operating ambient temperature range	$T_{amb}$	-20 to +70 °C



DEVELOPMENT DATA

- (1) SOT-101 with internal heatspreader.
- (2) SOT-137 mounted on ceramic substrate (50 x 50 x 0,7 mm).
- (3) SOT-137 mounted on printed circuit board (50 x 50 x 1,5 mm).

Fig. 2 Power derating curves.

## D.C. CHARACTERISTICS

$V_P = 5\text{ V}$ ;  $T_{amb} = 25\text{ }^\circ\text{C}$ ; measured in Fig. 6; all voltages with reference to pin 1; all currents positive into the IC; unless otherwise specified

parameter	symbol	min.	typ.	max.	unit
<b>Supply</b>					
Supply voltage (pin 14)	$V_P = V_{14-1}$	4,75	5,0	13,2	V
Reference voltage (pin 17)*	$V_{ref} = V_{17-1}$	—	2,7	—	V
Supply current (pin 14)					
record at $V_{20-1} > 2,0\text{ V}$	$I_P = I_{14}$	—	17	—	mA
playback at $V_{20-1} < 0,8\text{ V}$	$I_P = I_{14}$	—	20	—	mA
Total power dissipation					
record at $V_{20-1} > 2,0\text{ V}$	$P_{tot}$	—	85	—	mW
playback at $V_{20-1} < 0,8\text{ V}$	$P_{tot}$	—	100	—	mW
Input voltage					
pins 2, 3, and 4	$V_{2,3,4-1}$	—	3,0	—	V
pin 6	$V_{6-1}$	—	2,1	—	V
pin 8	$V_{8-1}$	—	1,9	—	V
pin 15	$V_{15-1}$	—	2,7	—	V
pins 18, 19	$V_{18,19-1}$	—	2,7	—	V
Output voltage					
pin 12	$V_{12-1}$	—	2,1	—	V
pin 13					
record	$V_{13-1}$	—	3,7	—	V
playback	$V_{13-1}$	—	$V_P$	—	V
Input current					
pin 17	$-I_{17}$	—	—	500	$\mu\text{A}$

\* Temperature drift  $V_{17-1} = \text{typ. } 0,5\text{ mV}/^\circ\text{C}$ .



## A.C. CHARACTERISTICS

$V_P = 5 \text{ V}$ ;  $T_{\text{amb}} = 25 \text{ }^\circ\text{C}$ ;  $f_1 = 1,5 \text{ MHz}$  (h.f.),  $\Delta f = 100 \text{ kHz}$ ,  $f_m = 1 \text{ kHz}$  measured in Fig. 6; unless otherwise specified.

DEVELOPMENT DATA

parameter	symbol	min.	typ.	max.	unit
<b>PLAYBACK PART (<math>V_{20-1} &lt; 0,8 \text{ V}</math>)</b>					
<b>H.F. amplifier/limiter</b>					
Sensitivity (PLL locked)	$V_i$	—	100	300	$\mu\text{V}$
Signal-to-noise ratio					
at $V_i = 300 \mu\text{V}$	S/N	—	50	—	dB
at $V_i = 10 \text{ mV}$	S/N	—	56	—	dB
<b>A.M. rejection</b>					
at $V_i = 300 \mu\text{V}$	$\alpha$	—	45	—	dB
at $V_i = 10 \text{ mV}$	$\alpha$	—	50	—	dB
Input conductance	$g_{ie}$	—	tbf	—	$\mu\text{s}$
Input capacitance	$C_{ie}$	—	tbf	—	pF
<b>Current controlled oscillator (CCO)</b>					
Nominal frequency (adjustable with $R_{8-1}$ )	$f_{\text{CCO}}$	—	1,5	—	MHz
Capture range (deviation from 1,5 MHz)					
at $V_i = 10 \text{ mV}$	$\Delta f_{\text{CCO}}$	—	150	—	kHz
Temperature coefficient	TC	—	$300 \cdot 10^{-6}$	—	$\text{K}^{-1}$
<b>Phase detector</b>					
<b>A.F. output voltage (pin 7)</b>					
at $V_i = 10 \text{ mV}$	$V_o$	—	435	—	mV
Output impedance	$ Z_o $	—	100	—	$\text{k}\Omega$
<b>Hold time setting circuit</b>					
(HID pulse is 25 Hz with a duty factor of 50%)					
<b>HID input (pin 5)</b>					
Input voltage HIGH	$V_{iH}$	2,0	—	$V_P$	V
Input voltage LOW	$V_{iL}$	0,2	—	0,8	V
Input current HIGH	$I_{iH}$	—	—	1	$\mu\text{A}$
Input current LOW	$-I_{iL}$	10	—	—	$\mu\text{A}$
<b>Hold time pulse (pin 24)</b>					
with adjustable resistor $R_{13} = 50 \text{ k}\Omega$ and $C_{16} = 1 \text{ nF}$	$t_{\text{Hold}}$	3	—	33	$\mu\text{s}$
with fixed resistor $R_{13} = 33 \text{ k}\Omega$ and $C_{16} = 1 \text{ nF}$	$t_{\text{Hold}}$	—	20	—	$\mu\text{s}$

## A.C. CHARACTERISTICS (continued)

parameter	symbol	min.	typ.	max.	unit
<b>PLAYBACK PART (continued)</b>					
<b>Sample and hold circuit (pin 12 to pin 6)</b>					
Total gain $V_o/V_i$ with resistor $R_2 + R_3 = 27\text{ k}\Omega$	$G_{v\text{ tot}}$	-2	0	+ 2	dB
Gain of input amplifier (adjustable) $\frac{R_{\text{internal}}}{R_2 + R_3} = 28\text{ k}\Omega$	$G_v$	-	-	20	dB
Output impedance (pin 12)	$ Z_o $	-	-	300	$\Omega$
Maximum a.f. output voltage (THD $\leq 1\%$ )	$V_o$	-	-	500	mV
D.C. voltage shift during hold pulse	$\Delta V_{12-1}$	-	20	-	mV
Residual hold pulse	$V_{12-1}$	-	tbf	-	mV
Delay of HID pulse to hold pulse	$t_d$	-	1	-	$\mu\text{s}$
<b>Overall performance (H.F. input to A.F. output)</b> ( $f_{HF} = 1,5\text{ MHz}$ ; $\Delta f = 100\text{ kHz}$ ; $f_m = 1\text{ kHz}$ )					
Output voltage at $V_i = 10\text{ mV}$	$V_{12-1}$	-	435	-	mV
Signal-to-noise ratio at $V_i = 10\text{ mV}$	S/N	-	56	-	dB
Total harmonic distortion	THD	-	0,5	-	%
<b>RECORDING PART (<math>V_{20-1} &gt; 2,0\text{ V}</math>)</b> (A.F. input frequency $f_i = 1\text{ kHz}$ )					
<b>Preamplifier for microphone</b>					
Open loop voltage gain	$G_o$	-	98	-	dB
Closed loop voltage gain (note 1)	$G_c$	52	52,5	53	dB
A.F. output voltage at THD = 1%	$V_o$	-	-	1	V
at THD = 0,2%	$V_o$	-	0,9	-	V
Noise input voltage (r.m.s. value) $R_S = 1\text{ k}\Omega$ ; B = 60 Hz to 15 kHz	$V_n(\text{rms})$	-	1,2	2,0	$\mu\text{V}$
Input impedance	$ Z_i $	100	-	-	$\text{k}\Omega$
Output current (pin 16)	$I_o$	-	-	1	mA
<b>Automatic level control (ALC)</b>					
A.F. output voltage variation at $\Delta V_i = 26\text{ dB}$ (note 2)	$\Delta V_o$	-	1	3	dB
ALC timing for $\Delta V_i = 20\text{ dB}$ (note 3)					
limiting time	$t_l$	-	10	50	ms
level setting time	$t_s$	-	5	50	ms
recovery time (without $R_{12} = 1\text{ M}\Omega$ )	$t_r$	50	300	-	s

parameter	symbol	min.	typ.	max.	unit
<b>Preamplifier + ALC</b>					
A.F. output voltage with ALC at $V_i = 2 \text{ mV}$	$V_o$	—	600	—	mV
Total harmonic distortion with ALC at $V_i = 2 \text{ mV}$	THD	—	0,3	1	%
at $V_i = 40 \text{ mV}$	THD	—	0,5	3	%
Signal-to-noise ratio related to $V_o = 600 \text{ mV}$ ; $R_S = 1 \text{ k}\Omega$ ; $B = 60 \text{ Hz}$ to $15 \text{ kHz}$ (see also Fig. 4)	S/N	—	60	—	dB
<b>Current controlled oscillator (CCO)</b>					
Frequency shift from playback to record	$\Delta f_{\text{CCO}}$	—	5	2,0	kHz
Input current (pin 8) for $\Delta f = 100 \text{ kHz}$	$I_{\text{IM}}$	—	40	—	$\mu\text{A}$
<b>Modulator (pin 15 to pin 13)</b>					
A.F. input current for $\Delta f = 100 \text{ kHz}$ at pin 13	$\Delta I_{\text{M}}$	—	2,8	—	$\mu\text{A}$
Total gain $V_o/V_1$ with $R_{14} = 100 \text{ k}\Omega$ (note 4)	$G_{\text{v tot}}$	—	7,5	—	dB
<b>H.F. output stage (pin 13)</b>					
Output voltage	$V_o$	2	2,5	—	V
Output resistance	$R_{13-1}$	1,0	1,2	1,4	$\text{k}\Omega$
<b>Record/playback switching circuit</b>					
Switching voltage level (pin 20)					
for record	$V_{\text{HIGH}}$	2,0	—	8,0	V
for playback	$V_{\text{LOW}}$	—	—	0,8	V
Switching current level (pin 20)					
for record	$I_{\text{HIGH}}$	—	—	5	$\mu\text{A}$
for playback	$I_{\text{LOW}}$	100	60	—	$\mu\text{A}$

DEVELOPMENT DATA

**Notes**

1. The minimum closed loop gain is restricted to 35 dB; see also Fig. 4.
2. With respect to  $V_i = 2 \text{ mV}$ ;  $R_S = 1 \text{ k}\Omega$ ; see also Fig. 5.
3. With respect to  $V_i = 1,2 \text{ mV}$ ; see also Fig. 3.
4. Total gain adjustable with R14.







Fig. 3 Typical ALC curve with  $R_S = 1 \text{ k}\Omega$ .

Where:

- $t_l$  limiting time
- $t_s$  level setting time
- $t_r$  recovery time



--- restricted minimum 35 dB.

- (1) voltage gain as a function of resistor  $R_F$ .
- (2) signal-to-noise ratio (S/N) at the output (pin 16) as a function of resistor  $R_F$ .

Fig. 4 Typical curves of preamplifier with automatic level control.





Fig. 5 Automatic level control as a function of source resistor  $R_S$ ; a.f. output voltage ( $\Delta V_O$ ) = 1 dB.

DEVELOPMENT DATA



7291417

- (1) R2 + R3 determines gain of amplifier
- (2) R3 + C4 = low-pass filter
- (3) micro poco
- REC = record
- PB = playback
- HID = head identification pulse

Fig. 6 Application diagram; also used as test circuit.

# DEVELOPMENT DATA

This data sheet contains advance information and specifications are subject to change without notice.

TDA2505

## SECAM ENCODER

### GENERAL DESCRIPTION

The TDA2505 converts the colour difference signals, **after** low-frequency pre-emphasis, into a frequency modulated signal according to the SECAM system. The circuit is intended to be used with the sync generator SAA1043 in video games and homecomputers. The inaccuracy of the subcarrier frequency of about 20 kHz becomes invisible at highly saturated colours.

The required input signals are:

- Horizontal drive (positive or negative pulse) pin 12;
- H/2 pulse (using a positive horizontal drive) pin 11;
- Frame pulse (positive) pin 13;
- Chrominance blanking, according to the SECAM system (positive) pin 14;
- Colour killing pulse if required (positive) pin 14.

### Features

- Chrominance processing
- Frame identification signal generator
- Two frequency reference sources
- Control circuit for the FM-modulator.

### QUICK REFERENCE DATA

Supply voltage	V <sub>5-1</sub>	typ.	6 V
Supply current	I <sub>5</sub>	typ.	80 mA
Reference voltage	V <sub>9-1</sub>	typ.	4,2 V
Clamping pulse voltage	V <sub>12-1</sub>	typ.	6 V
Clamping pulse current	I <sub>12</sub>	typ.	0,51 mA
Frame input current	I <sub>13</sub>	typ.	0,3 mA
Chrominance switching voltage	V <sub>14-1</sub>	>	2 V
Colour killer switching voltage	V <sub>14-1</sub>	>	4 V
Storage temperature	T <sub>stg</sub>		-65 to +150 °C
Operating ambient temperature	T <sub>amb</sub>		-25 to +70 °C

### PACKAGE OUTLINE

28-lead dual in-line; plastic (SOT-117).




Fig. 1 Block diagram, also test circuit.



**Pin functions**

1. Ground.
2. Chrominance output.
3. Input chrominance blanking stage.  
(connected to output h.f. pre-emphasis and bandpass filter).
4. Output FM modulator (connected to input h.f. pre-emphasis).
5. Positive supply voltage.
6. Tuning the FM modulator.
7. Gain adjustment of the sequential colour difference signals at the output of the FM modulator.
8. Input (B-Y) signal.
9. Output of the internal reference supply voltage.
10. Input (R-Y) signal.
11. Input H/2 pulse.
12. Input horizontal drive.
13. Input frame pulse.
14. Input chrominance blanking pulse and colour killing pulse.
15. Frame identification sawtooth pulse.
16. 4,250 MHz frequency adjustment.
17. (B-Y) control.
18. 4,40625 MHz frequency adjustment.
19. (R-Y) control.
20. Input buffer amplifier (connected to OUTPUT of low-pass filter).
21. Output sync demodulator (connected to INPUT of low-pass filter).
22. Input sync demodulator (connected to output of band-pass filter).
23. Output divider-by-two (internal connected to input sync demodulator).
24. Reference voltage (from pin 9) for the two frequency reference stages.
25. Tuning reference oscillator 4,40625 MHz.
26. Phase frequency detector 4,40625 MHz reference.
27. Phase frequency detector 4,250 MHz reference.
28. Tuning reference oscillator 4,250 MHz.

DEVELOPMENT DATA

**FUNCTIONAL DESCRIPTION****Chrominance processing**

The signal (R-Y) and (B-Y) are connected to clamp circuits, where the black level is clamped to the reference voltage. Then the signals are blanked during the chrominance pulse from pin 14. It is also possible to blank (R-Y) and (B-Y) signals in the active line by adding a blanking pulse to the chrominance blanking pulse at pin 14 of 1,7 to 1,9 V. Colour killing can be done by increasing this voltage to 3,6 V.

After clamping and blanking the (R-Y) signals are each fed to a summing amplifier. Other input signals are a d.c. level and the frame identification sawtooth. The output signals of the amplifiers are limited for both upper and lower limit. By switching the summing amplifiers with  $f_{H/2}$  pulse, the signal connected to the FM modulator is sequentially (R-Y) if  $f_{H/2} = \text{HIGH}$  and (B-Y) if  $f_{H/2} = \text{LOW}$ .

By means of the built-in limiter, the gain adjusting of pin 7 and the FM tuning capacitor of pin 6, it is possible to obtain the correct frequency band according to the SECAM system. By using a stop-start pulse the FM modulator starts every line in the same phase. After the high-frequency pre-emphasis and bandpass filter outside the IC the FM signal is connected to the chrominance blanking circuit. The d.c. level must be equal to the reference voltage at pin 9. The FM signal is blanked during the chrominance blanking pulse. By means of an inverting and a none inverting amplifier at the chrominance blanking stage the initial phase of the FM signal is defined by the following rule:

from frame to frame  $0^\circ, 180^\circ, 0^\circ, 180^\circ$  and so on

from line to line  $0^\circ, 0^\circ, 180^\circ, 0^\circ, 0^\circ, 180^\circ$  and so on.

**Frame identification signal generator**

By using the horizontal drive, colour killing pulse and frame pulse the TDA2505 generates pulses for the frame identification according the SECAM system. The pulses are connected to a sawtooth generator with a capacitor at pin 15. The sawtooth signals for both (R-Y) and (B-Y) are connected to the negative inputs of their summing amplifiers. Limitation to the required shape is caused by the built-in limiter.

**Frequency reference source**

The frequency source consist of a voltage controlled oscillator (VCO), several drivers and a phase-frequency detector. The nominal adjusting of the VCO occurs by means of the capacitor at pin 25 (4,40625 MHz) and pin 28 (4,250 MHz).

The signal of the 4,40625 MHz is divided by 282 and the signal of the 4,250 MHz is divided by 272. The divided signals are each connected to the input of a phase frequency detector.

The second input of the phase frequency detector is connected to the horizontal drive input (pin 12). The output of the detector is via a loop filter; pin 26 for the 4,40625 and pin 27 for the 4,250 MHz) connected to the control input of the VCO.

The supply of the dividers and the phase frequency detectors is delivered from pin 24, which is externally connected to pin 9 (reference voltage supply). The dividers and detectors can be switched off by connecting pin 24 to ground. Then it is possible to use external oscillator signals at pin 28 and pin 25. The nominal current consumption decreases then by about 20 mA.

**Control circuit for the FM modulator**

This control circuit consists of:

- a. Multiplexer
- b. Divider-by-2
- c. Demodulator
- d. Buffer amplifier
- e. Comparators
- f. Pulse shaper

The signal from the reference oscillators and the signal from the FM modulator are connected to the multiplexer. At the output of the multiplexer the signal is in sequence: 2 lines 4.40625 MHz, 1 line FM-signal of (R-Y), two lines 4,250 MHz and 1 line FM-signal of (B-Y) and so on.

The multiplexer output is connected to a divider-by-2 followed by a synchronous demodulator. The divider equalizes the amplitude and shape of the signals of the reference oscillators and the FM modulator. Via a low pass filter and a buffer amplifier the demodulated signal is sampled during each period of the reference signals. There is one hold capacitor for the 4,250 MHz (pin 16) and one for the 4,40625 MHz reference (pin 18). The buffer amplifier is also connected to the positive inputs of two comparators. One comparator for the (R-Y) control loop and one comparator for the (B-Y) loop. The negative inputs of the comparators are connected to the hold capacitors of the reference sources. Each comparator output is sampled and stored in a capacitor during the blanking of the demodulated FM signal (pin 17 for the (B-Y) loop and pin 19 for the (R-Y) loop). The stored information controls the d.c. level of the summing amplifiers. The input pulses (pins 11, 12, 13 and 14) are used in the pulse-shaper to generate the correct switch- and sample pulses.

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage	V <sub>5-1</sub>	max. 13,2 V
Total power dissipation		see derating curve
Storage temperature	T <sub>stg</sub>	-65 to + 150 °C
Operating ambient temperature	T <sub>amb</sub>	-25 to + 70 °C

## CHARACTERISTICS

All voltages refer to pin 1 (GND). Values measured in test circuit Fig. 1.  $T_{amb} = 25\text{ }^{\circ}\text{C}$ ;  $V_{5-1} = 6\text{ V}$ .

parameter	symbol	min.	typ.	max.	unit
Supply voltage	$V_{5-1}$	5,5	6,0	10	V
Supply current					
$V_{24} = 0\text{ V}$	$I_5$	—	60	—	mA
$V_{24} = 9\text{ V}$	$I_5$	—	80	—	mA
Reference voltage (pin 9)	$V_{ref}$	4,0	4,2	4,4	V
Output voltage blanked chrominance ( $V_{14}$ HIGH)	$V_2$	4,0	4,2	4,4	V
$V_2$ inverts after frame pulse $V_{13} = L\ H\ L$	$V_2$	$V_{ref} \pm (V_3 - V_{ref})$			
Output amplitude FM modulator	$V_4$	0,9	1,0	1,1	V
Input current phase switch and chrominance blanking	$I_3$	—	3	6	$\mu\text{A}$
Modulator tuning current sink current at $V_6 > V_9$ source current at $V_6 < V_9$ ; $V_7 = 3,06\text{ V}$	$I_6$	163	—	305	$\mu\text{A}$
Bias current gain-control	$I_7$	0	—	1	$\mu\text{A}$
Input voltage (R-Y) and (B-Y) clamped	$V_{8,10}$	$V_9 - 0,1$	$V_9$	$V_9 + 0,1$	V
Inputs bias currents (R-Y) and (B-Y)	$I_{8,10}$	—	—	1,5	$\mu\text{A}$
Bias voltage H/2 input	$V_{11}$	1,1	1,2	1,3	V
Input current clamping pulse $V_{12} = V_6$	$I_{12}$	0,4	0,31	0,8	mA
Input current frame pulse $V_{13} = V_9$	$I_{13}$	0,1	0,3	0,5	mA
Input current chrominance blanking at $V_{14} = 6\text{ V}$	$I_{14}$	—	40	50	$\mu\text{A}$
Switching voltage chrominance blanking input signals	$V_{14}$	1,7	—	1,9	V
Switching voltage colour killing	$V_{14}$	3,6	—	—	V
<b>Frame identification</b>					
Voltage LOW	$V_{15L}$	$V_9 - 0,1$	$V_9$	$V_9 + 0,1$	V
Maximum voltage	$V_{15}$	$V_9 + 0,5$	$V_9 + 0,7$	$V_9 + 1$	V
Level during line clamping; $V_{14} > 4\text{ V}$	$V_{15}$	$V_9 - 0,1$	$V_9$	$V_9 + 0,1$	V
Ramp current from 7th to 15th line from start frame pulse	$I_{15}$	0,2	0,25	0,3	mA
Input impedance (ref. freq.)	$Z_{16}$	—	10	—	$\text{k}\Omega$
Input impedance (ref. freq.)	$Z_{18}$	—	10	—	$\text{k}\Omega$
Input impedance (zero freq.)	$Z_{17}$	—	10	—	$\text{k}\Omega$
Input impedance (zero freq.)	$Z_{19}$	—	10	—	$\text{k}\Omega$
Buffer input bias current	$I_{20}$	—	—	1,5	$\mu\text{A}$
Bias voltage demodulator input	$V_{22}$	1,8	1,0	2,2	V
Demodulator output current polarity polarity = $V_{22} - 2\text{ V} \times V_{23} - V_{ref}$	$I_{21}$	0,7	0,9	1,1	mA
Maximum deviation zero level frequencies	$\Delta f_2$	—	20	—	$\text{kHz}$




Fig. 2 Power derating curve.




Fig. 3 Frame pulse waveform.




Fig. 4 Pulse waveforms.




Fig. 5 Chrominance blanking and line pulse waveform.




Fig. 6 Chrominance blanking H/2 and clamping pulse waveform. These two pulses eventually instead of line pulse.




Fig. 7 Blue difference  $V_g$  waveform.




Fig. 8 Red difference  $V_{10}$  waveform.

DEVELOPMENT DATA




Fig. 9 Application circuit.



# DEVELOPMENT DATA

This data sheet contains advance information and specifications are subject to change without notice.

TDA2506

## SECAM ENCODER

### GENERAL DESCRIPTION

The TDA2506 converts colour-difference signals ( $D'_R$  and  $D'_B$ ) into sequential, frequency modulated signals according to the SECAM system. The signals ( $D'_R$ ) and ( $D'_B$ ) are the colour difference signals before low-frequency pre-emphasis;  $D'_R = -1,9 (R-Y)$  and  $D'_B = \pm 1,5 (B-Y)$ . The circuit is intended for use in video cameras, games, recorders and players, PAL-SECAM transcoding circuits and SECAM test signal generators.

Synchronizing pulses required for operation of the TDA2506 may be obtained from a universal sync generator SAA1043 or other pulse generator. All pulses are to be active HIGH and are as follows:

Horizontal sync pulses to pin 11

Half-rate horizontal sync (H/2) pulses to pin 9

Vertical sync pulses to pin 12

Chrominance blanking pulses to pin 13 (may include colour-killer pulses)

Frequency modulation is performed in conjunction with modulator-controller TDA2507.

### Features

- Chrominance processor
- Vertical identification signal generator
- Timing pulse output to TDA2507
- Sample and hold circuit for control signal from TDA2507
- No adjustments of external components required (except high-frequency pre-emphasis (bell filter) stage)

### QUICK REFERENCE DATA

Supply voltage	V <sub>4-2</sub>	typ.	5 V
Supply current	I <sub>4</sub>	typ.	45 mA
Reference voltage	V <sub>7-2</sub> , V <sub>22-24</sub>	typ.	3,5 V
Operating ambient temperature range	T <sub>amb</sub>		-25 to +70 °C
Storage temperature range	T <sub>stg</sub>		-65 to +150 °C

### PACKAGE OUTLINES

24-lead DIL; plastic (with internal heat spreader) (SOT-101B).




Fig. 1 Block diagram.



**Pin functions**

1. Chrominance signal output.
2. Ground.
3. Input to chrominance blanking stage from high-frequency pre-emphasis and band-pass filter.
4. Positive supply voltage.
5. Input to clamping and blanking stage from low-frequency pre-emphasis filter.
6. Output from sequential amplifier to low-frequency pre-emphasis filter.
7. Reference voltage output.
8.  $D'R$  signal input.
9. H/2 pulse input (required only if specific phase sequencing is desired).
10.  $D'B$  signal input.
11. Horizontal sync pulse input.
12. Vertical sync pulse input.
13. Chrominance blanking and colour-killer pulse input.
14. Capacitor for vertical identification sawtooth.
15. Control signal input from TDA2507 via low-pass filter.
16. 4 406,250 kHz frequency adjustment.
17. (R-Y) control.
18. Timing pulse output to TDA2507.
19. 4 250,000 kHz frequency adjustment.
20. (B-Y) control.
21. FM modulator tuning capacitor (fixed).
22. FM reference voltage output.
23. FM modulator output to high frequency pre-emphasis and band-pass filter.
24. Ground connection for FM modulator.

**FUNCTIONAL DESCRIPTION****Input clamp and sequential amplifier**

This circuit clamps the zero levels of the  $D'R$  and  $D'B$  input signals (pins 8 and 10) to the reference voltage from pin 7. The input signals are switched into the amplifier sequentially by an internally delayed H/2 waveform. The amplifier output at pin 6 is  $D'R$  when the delayed H/2 waveform is HIGH and  $D'B$  when it is LOW. The stage gain is 1,5.

**Clamping and blanking stage**

After external low-frequency pre-emphasis, the sequential  $D'R^*$  and  $D'B^*$  signals are returned to the IC at pin 5. The signal amplitude at pin 5 is typically 0,5 V (peak-to-peak value) for 75% colour bar (EBU). Black levels are clamped to the FM reference voltage (pin 22). Blanking takes place during the chrominance blanking pulse and, if required, during the video blanking and/or colour killing pulses.

FUNCTIONAL DESCRIPTION (continued)





Fig. 2 Survey of input signals in relation to composite sync.




Fig. 3 Timing pulse output (pin 18) and resulting control input (pin 15).

### Switched-gain summing amplifier and limiter

Inputs into the summing amplifier are the sequential  $D'R^*$  and  $D'B^*$  signals, the vertical identification sawtooth waveform and reference d.c. levels. The gain of the amplifier is switched by the internally delayed H/2 waveform to give the correct input amplitudes for the FM modulator ( $D'R^*$  gain =  $280/230 \times D'B^*$  gain). An offset is also introduced between the black levels of the  $D'R^*$  and  $D'B^*$  signals which corresponds to the upper and lower thresholds of the limiter.

### FM modulator and phase switch

The FM modulator provides accurate FM modulation which follows the amplitude envelopes of the sequential  $D'R^*$  and  $D'B^*$  waveforms. The centre frequencies of 4 406,250 kHz for the  $D'R^*$  signal and 4 250,000 kHz for the  $D'B^*$  signal are controlled by d.c. levels from the sample and hold circuit (which in turn are controlled by the TDA2507). The upper and lower frequency limits are  $4\,756,000 \pm 35$  kHz and  $3\,900,000 \pm 35$  kHz.

Reference d.c. levels are switched within the FM modulator to define the starting phase of the modulator output (pin 23) at the initiation of each horizontal and vertical scan. The starting phase sequence is as follows:

- vertical scan (frame to frame)  $0^\circ, 180^\circ, 0^\circ, 180^\circ$ , repeating;
- horizontal scan (line to line)  $0^\circ, 0^\circ, 180^\circ, 0^\circ, 0^\circ, 180^\circ$ , repeating.

### Chrominance blanking stage

The frequency modulated colour difference signals are passed via high-frequency pre-emphasis and band-pass filters to the chrominance blanking input at pin 3. The d.c. level of this input should be equal to the reference voltage at pin 7. Blanking occurs during the chrominance blanking pulse. The stage gain is 1,75.

### Vertical identification sawtooth generator

Vertical sync, horizontal sync and chrominance blanking pulses are used to determine vertical identification (see Fig. 4). The vertical identification sawtooth generator is driven in opposite directions for identification signals  $IdR$  and  $IdB$ ; the capacitor for the generator is connected at pin 14. If no vertical identification is required, pin 14 should be connected to the FM reference voltage at pin 22.

### Pulse shaper

This stage develops all pulses that are required within the TDA2506 and also the timing pulses required for the modulator controller TDA2507 (see Fig. 3). Internal H/2 pulses are generated by a flip-flop working from the horizontal sync input (pin 11), this makes the H/2 input at pin 9 necessary only if it is required to lock the modulator into a specific phase sequence. If the H/2 input is not required, pin 9 should be connected to ground. A pulse separator at the chrominance blanking/colour-killer input (pin 13) allows this input to be used for blanking the sequential  $D'R^*/D'B^*$  signal.

### Sample and hold circuit

This circuit provides reference voltages to the FM modulator which set the centre modulation frequencies for the sequential  $D'R^*$  and  $D'B^*$  signals. The reference voltage levels are supplied to pin 15 from the TDA2507 in a sequence that is time-related to  $D'R^*/D'B^*$  switching. The levels are sampled and then held for  $D'R^*$  using capacitors at pins 16 and 17, and for  $D'B^*$  using capacitors at pins 19 and 20.

FUNCTIONAL DESCRIPTION (continued)




Fig. 4 Vertical identification generation.

**RATINGS**

Limiting values in accordance with the Absolute Maximum Rating system IEC 134

Supply voltage	V <sub>4-1</sub>	max. 13,2 V
Total power dissipation	P <sub>tot</sub>	see Figs 5 and 6
Operating ambient temperature range	T <sub>amb</sub>	-25 to +70 °C
Storage temperature range	T <sub>stg</sub>	-65 to +150 °C




Fig. 5 Power derating curve for DIL package (SOT-101B).

DEVELOPMENT DATA

## CHARACTERISTICS

$V_p = V_{4-2} = 5 \text{ V}$ ;  $T_{amb} = 25 \text{ }^\circ\text{C}$ ; all voltages are with reference to ground (pins 2 and 24); all currents stated are positive into the IC; unless otherwise specified

parameter	symbol	min.	typ.	max.	unit
<b>Supplies</b>					
Supply voltage (pin 4)	$V_p = V_{4-2}$	4,75	5	7	V
Supply current	$I_p = I_4$	30	45	60	mA
Reference voltage (pin 7)	$V_{7-2}$	3,35	3,5	3,65	V
Reference voltage (pin 22)	$V_{22-24}$	3,35	3,5	3,65	V
<b>Pulse shaper</b> (pins 9,11 and 12, emitter follower inputs; pin 18, collector output)					
Bias current (pin 9,11,12)	$I_{9,11,12}$	—	—	10	$\mu\text{A}$
Input resistance (pin 9,11,12)	$R_{9,R11,R12}$	200	—	—	$\text{k}\Omega$
Input pulse amplitude (pin 9,11,12)	$V_{9,V11,V12}$	2	—	—	V
Timing pulse output (pin 18)					
high level	$V_{18}$	4,7	—	—	V
intermediate ( $V_p/2$ ) level	$V_{18}$	2,3	—	2,7	V
low level	$V_{18}$	—	—	0,3	V
<b>Pulse separator</b> (pin 13, emitter follower)					
Input resistance	$R_{13}$	100	—	—	$\text{k}\Omega$
Chrominance blanking pulse amplitude	$V_{13}$	3,6	—	—	V
$D'R^*/D'B^*$ blanking pulse amplitude (colour killing)	$V_{13}$	1,7	1,8	1,9	V
<b>Vertical identification</b>					
<b>sawtooth generator</b> (pin 14)					
Voltage clamping level	$V_{14}$	$V_{22}-7 \text{ mV}$	$V_{22}$	$V_{22}+7 \text{ mV}$	V
Ramp current (occurs in lines 7 to 15 after vertical sync)	$\pm I_{14}$	50	70	85	$\mu\text{A}$
Maximum voltage level	$V_{14}$	$V_{22}+0,6$	$V_{22}+0,7$	$V_{22}+0,8$	V
Minimum voltage level	$V_{14}$	$V_{22}-0,8$	$V_{22}-0,7$	$V_{22}-0,6$	V
Voltage level during line blanking	$V_{14}$	$V_{22}-7 \text{ mV}$	$V_{22}$	$V_{22}+7 \text{ mV}$	V
<b>Inputs <math>D'R^*</math>, <math>D'B^*</math></b> (pins 8 and 10)					
Signal level during clamping ( $I_{8,I10} = \pm 50 \mu\text{A}$ )	$V_{8, V10}$	$V_{7}-20 \text{ mV}$	$V_{7}$	$V_{7}+20 \text{ mV}$	V
Input bias current	$I_{8,I10}$	—	—	1,5	$\mu\text{A}$

parameter	symbol	min.	typ.	max.	unit
<b>Sequential amplifier output</b> (pin 6)					
(Pins 8 and 10 a.c. coupled to fixed d.c. voltage)					
D.C. output	V <sub>6</sub>	1,6	$\frac{V_{7-10} \text{ mV}}{2}$	1,85	V
Output resistance	R <sub>6</sub>	—	12	16	Ω
Amplifier voltage gain (pin 8 or 10 to pin 6)	G <sub>8,10-6</sub>	1,46	1,5	1,54	
<b>Clamping and blanking stage</b> (pin 5)					
Input voltage (clamped; I <sub>5</sub> = ± 50 μA)	V <sub>5</sub>	V <sub>22</sub> -10 mV	V <sub>22</sub>	V <sub>22</sub> +10 mV	V
Input bias current	I <sub>5</sub>	—	—	1,0	μA
<b>Modulator control circuit</b> (pin 15, buffer amplifier non-inverting input)					
Bias current	I <sub>15</sub>	—	—	1,25	μA
Permitted input signal d.c. levels	V <sub>15</sub>	2	—	4,3	V
<b>FM modulator output</b> (pin 23, emitter follower)					
Output resistance	R <sub>23</sub>	—	50	70	Ω
High d.c. output level at V <sub>21</sub> = 4 V	V <sub>23</sub>	V <sub>22</sub> -0,85	—	V <sub>22</sub> -0,7	V
Output signal amplitude	V <sub>23</sub>	0,9	1,0	1,1	V

DEVELOPMENT DATA

**CHARACTERISTICS** (Continued)

parameter	symbol	min.	typ.	max.	unit
<b>Chrominance blanking stage</b> (pin 3, emitter follower input; pin 1, amplifier output)					
Input current	$I_3$	—	—	15	$\mu\text{A}$
Input resistance	$R_3$	300	—	—	$\text{k}\Omega$
Required d.c. level of input signal	$V_3$	—	$V_7$	—	V
Output resistance	$R_1$	—	—	5	$\Omega$
Temperature coefficient of output d.c. level	TC	—	1,8	—	mV/K
Amplifier gain	$G_{3-1}$	1,70	1,75	1,80	
Output d.c. level during blanking ( $V_{13} = \text{HIGH}$ )	$V_1$	$V_7 - 0,76$	$V_7 - 0,70$	$V_7 - 0,60$	V
Output d.c. level unblanked ( $V_3 = V_7; V_{13} = \text{LOW}$ )	$V_1$	$V_7 - 0,76$	$V_7 - 0,70$	$V_7 - 0,60$	V

**A.C. CHARACTERISTICS**

Values are valid for TDA2506 operating with TDA2507. Horizontal frequency ( $f_H$ ) = 15 625 Hz.

parameter	symbol	min.	typ.	max.	unit
Centre frequency RED	$f_{0R}$	—	$4\,406,250 \pm 2$	—	kHz
Centre frequency BLUE	$f_{0B}$	—	$4\,250,000 \pm 2$	—	kHz
Ident. frequency RED *	$f_{IdR}$	—	$4\,756,250 \pm 35$	—	kHz
Ident. frequency BLUE *	$f_{IdB}$	—	$3\,900,000 \pm 35$	—	kHz
Minimum frequency RED **	$-f_R$	—	$4\,126,250 \pm 10$	—	kHz
Maximum frequency RED **	$+f_R$	—	$4\,686,250 \pm 10$	—	kHz
Minimum frequency BLUE **	$-f_B$	—	$4\,020,000 \pm 10$	—	kHz
Maximum frequency BLUE **	$+f_B$	—	$4\,480,000 \pm 10$	—	kHz


\* The ident. frequencies are also the maximum and minimum output frequencies of the encoder.

\*\* Values are valid for 75% colour bar saturation (EBU) ( $V_5 = \pm 250$  mV deviation from clamping level).



DEVELOPMENT DATA

APPLICATION INFORMATION



(1) Signal amplitude for 75% colour bar (EBU) = 0.5 V (peak-to-peak value).

(2) For  $V_p = 4.75$  to  $5.3$  V,  $C_{17} = C_{20} = 0.68 \mu F$ ; for  $V_p > 5.3$  V,  $C_{17} = C_{20} = 2.2 \mu F$ .

Fig. 6 Application using TDA2507 with PLL tuning:  $V_p = 5$  V.



# DEVELOPMENT DATA

This data sheet contains advance information and specifications are subject to change without notice.

TDA2507

## FM MODULATOR CONTROLLER

### GENERAL DESCRIPTION

The TDA2507 accepts FM signals that are sequentially modulated by two alternating subcarrier frequencies (SECAM signals) and provides sequential d.c. output levels to control the FM modulator. The IC is intended for use with the SECAM encoder TDA2506 but can be adapted for other applications. Timing reference pulses from the modulator are required.

Two frequency reference phase-lock loops are contained within the IC; one for 4,406 25 MHz, and one for 4,250 MHz. Other frequencies can be accomplished by using external reference sources.

### QUICK REFERENCE DATA

Supply voltage	$V_P = V_{3-6}$	typ.	5 V
Supply current at $V_P = 5$ V and with both PLL circuits functioning	$I_3$	typ.	40 mA
Reference voltage	$V_{2-6}$	typ.	3.5 V
Operating ambient temperature range	$T_{amb}$		-25 to +70 °C
Storage temperature range	$T_{stg}$		-65 to +150 °C

### PACKAGE OUTLINES

16-lead DIL; plastic (with internal heat spreader) (SOT-38WE-9).




Fig. 1 Block diagram.

**Pin functions**

1. FM signal input (from TDA2506 pin 23).
2. Reference voltage output.
3. Positive supply voltage.
4. Horizontal sync output ( $f_H = 4\,406,250/282 = 15,625$  kHz).
5. Timing pulse input (from TDA2506 pin 18).
6. Ground.
7. Control signal output to TDA2506 via low-pass filter.
8. Input to synchronous demodulator from band-pass filter.
9. Output to band-pass filter.
10. Supply voltage for the divider stages and phase/frequency detectors of the two phase-lock loops.
11. Tuning capacitor for the 4,250 MHz reference oscillator.
12. Filter for the phase/frequency detector of the 4,250 MHz phase-lock loop.
13. Horizontal sync input ( $f_H$ ).
14. Supply voltage for the two reference oscillators.
15. Tuning capacitor for the 4,406 25 MHz reference oscillator.
16. Filter for the phase/frequency detector of the 4,406 25 MHz phase-lock loop.

**FUNCTIONAL DESCRIPTION****Phase-lock loops**

The two phase-lock loops each comprise a voltage-controlled reference oscillator, two frequency divider stages and a phase/frequency detector circuit. The loops are closed by charge pumping the reference oscillators from the phase/frequency detector outputs. The centre frequencies of the loops are set by external capacitors at pin 15 (4,406 25 MHz) and pin 11 (4,250 MHz). The divider stages which follow the reference oscillators reduce the frequencies of both the loops to 15,625 kHz ( $f_H$ ) at their respective inputs to the phase/frequency detectors. The reference signals to both phase/frequency detectors are obtained from the horizontal sync input at pin 13.

The divider and phase/frequency detector circuits can be switched off by connecting pin 10 to ground. This leaves only the VCO of each PLL in circuit and allows external signals to be injected at pins 15 and 11, or crystals to be used for tuning the oscillators.

The accuracy of crystal tuning using only one crystal can be obtained by connecting pins 10, 14 and 16 to the reference voltage at pin 2 and connecting a 4,406 25 MHz crystal to pin 15. The 4,250 MHz PLL will follow the crystal-derived  $f_H$  reference from pin 4 via pin 13 and its phase/frequency detector.

**Multiplexer and pulse shaper**

The multiplexer receives the 4,406 25 and 4,250 MHz reference frequencies from the two VCOs and the FM signals  $D'R^*$  and  $D'B^*$  from the TDA2506 modulator. The signals are gated one at a time to the multiplexer output in a sequence determined by the timing pulses from TDA2506. The levels of the timing pulses (pin 5) are used in the pulse shaper to generate enable pulses for the multiplexer (Fig. 2). The multiplexer output sequence is as follows:

4,406 25 MHz (2 lines);  $D'R^*$  FM signal (1 line); 4,250 MHz (2 lines);  $D'B^*$  FM signal (1 line); repeating. The selection of  $D'R^*$  or  $D'B^*$  FM signal is a feature of the timing of the input at pin 5.




Fig. 2 Timing pulse waveform showing multiplexer output sequence.

**Divide-by-two stage and synchronous demodulator**

The divide-by-two stage halves the frequencies present in the multiplexer output and equalizes the amplitude and pulse shapes of the sequential signals.

Demodulation of the multiplexed signal is performed by filtering the signal via a 2,17 MHz band-pass filter (between pins 8 and 9) and using this filtered signal as a synchronous switch for the main signal. The d.c. level of the signal from pin 9 is referred externally to the reference voltage from pin 2. An external low-pass filter is required for the output signal from pin 7.

**RATINGS**

Limiting values in accordance with the Absolute Maximum Rating system IEC 134

Supply voltage	V <sub>3-6</sub>	max.	13,2 V
Total power dissipation	P <sub>tot</sub>	see Figs 3 and 4	
Operating ambient temperature range	T <sub>amb</sub>		-25 to +70 °C
Storage temperature range	T <sub>stg</sub>		-65 to +150 °C




Fig. 3 Power derating curve for DIL package (SOT-38WE-9).

**CHARACTERISTICS**

$V_P = V_{3-6} = 5\text{ V}$ ;  $T_{amb} = 25\text{ }^\circ\text{C}$ ; all voltages are with reference to ground; unless otherwise specified.

DEVELOPMENT DATA

parameter	symbol	min.	typ.	max.	unit
<b>Supplies</b>					
Supply voltage (pin 3)	$V_P = V_{3-6}$	4,75	5	7	V
Supply current at $V_{14} = V_{10} = V_2$	$I_P = I_3$	—	35	—	mA
Supply current at $V_{14} = V_2$	$I_P = I_3$	—	20	—	mA
Reference voltage (pin 2)	$V_{2-6}$	3,38	3,5	3,6	V
<b>Phase-lock loops</b>					
D.C. level at pins 11 and 15 (oscillator tuning capacitor outputs)	$V_{11}, V_{15}$	2,4	2,6	2,8	V
Amplitude of oscillation at pins 11 and 15 (peak-to-peak value)	$V_{11(p-p)}$ } $V_{15(p-p)}$ }	—	130	—	mV
Current into pins 11 and 15 when $V_{12}, V_{16} = 1,5\text{ V}$ (see Fig. 4)	$I_{11}, I_{15}$	—	130	—	$\mu\text{A}$
Limiting values for VCO control voltages at pins 12 and 16	$V_{12}, V_{16}$	0,7	—	1,9	V
Output resistance at pin 4 ( $f_H$ output); $V_4 = \text{HIGH}$	$R_4$	5,1	6,8	8,5	$\text{k}\Omega$
Input resistance at pin 13 ( $f_H$ input)	$R_{13}$	200	—	—	$\text{k}\Omega$
Amplitude of $f_H$ pulse required at pin 13 (duty factor and timing are not important)	$V_{13}$	2	—	—	V
<b>FM input buffer</b>					
Input resistance at pin 1 (FM signal input)	$R_1$	180	—	—	$\text{k}\Omega$
Switching level of FM input	$V_1$	2,2	2,3	2,4	V
Required input amplitude	$V_1$	0,5	—	2,0	V
<b>Pulse shaper input</b>					
Input resistance at pin 5 (timing pulse input)	$R_5$	200	—	—	$\text{k}\Omega$
<b>Demodulator</b>					
Sink current at pin 9 into divide-by-two circuit; $V_9 = \text{LOW}$	$I_9$	0,6	0,9	1,2	mA
Demodulator input bias voltage at pin 8	$V_8$	1,60	1,68	1,76	V
Demodulator output current from pin 7 (see Fig. 5)					
output current at 'A'	$-I_7$	0,6	0,9	1,2	mA
output current at 'B'	$+I_7$	1,2	0,9	0,6	mA




Fig. 4 Graph showing current into pins 11 and 15 against voltage at pins 12 and 16 (typical values).




Fig. 5 Graph showing demodulator output current from pin 7 (typical values).



APPLICATION INFORMATION




Fig. 6 Application of TDA2507 using two crystals for tuning;  $V_p = 5\text{ V}$ .

DEVELOPMENT DATA




Fig. 7 Application of TDA2507 using single crystal tuning;  $V_p = 5\text{ V}$ .

APPLICATION INFORMATION (continued)




Fig. 8 Application of TDA2507 using PLL tuning;  $V_p = 5\text{ V}$ .




Fig. 9 Typical response of 2,17 MHz band-pass filter.

Note

See data sheet TDA2506 for TDA2506/TDA2507 application using PLL tuning.

## TELEVISION I.F. AMPLIFIER AND DEMODULATOR

The TDA2540 is an i.f. amplifier and demodulator circuit for colour and black and white television receivers using n-p-n tuners.

It incorporates the following functions:

- gain-controlled wide-band amplifier, providing complete i.f. gain
- synchronous demodulator
- white spot inverter
- video preamplifier with noise protection
- a.f.c. circuit which can be switched on/off by a d.c. level, e.g. during tuning
- a.g.c. circuit with noise gating
- tuner a.g.c. output (n-p-n tuners)
- VCR switch, which switches off the video output; e.g. for insertion of a VCR playback signal

### QUICK REFERENCE DATA

Supply voltage	$V_{11-13}$	typ.	12 V
Supply current	$I_{11}$	typ.	50 mA
I.F. input voltage at $f = 38,9$ MHz (r.m.s. value)	$V_{1-16}$ (rms)	typ.	100 $\mu$ V
Video output voltage (white at 10% of top sync)	$V_{12}$ (p-p)	typ.	2,7 V
I.F. voltage gain control range	$G_v$	typ.	64 dB
Signal-to-noise ratio at $V_i = 10$ mV	S/N	typ.	58 dB
A.F.C. output voltage swing for $\Delta f = 100$ kHz	$\Delta V_{5-13}$	typ.	10 V

### PACKAGE OUTLINES

TDA2540 : 16-lead DIL; plastic (SOT-38).

TDA2540Q: 16-lead QIL; plastic (SOT-58).




Fig. 1 Block diagram.

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage	$V_{11-13}$	max.	13,2 V
Tuner a.g.c. voltage	$V_{4-13}$	max.	12 V
Total power dissipation	$P_{tot}$	max.	900 mW
Storage temperature	$T_{stg}$		-55 to + 125 °C
Operating ambient temperature	$T_{amb}$		-25 to + 60 °C

**CHARACTERISTICS** (measured in Fig. 5)

Supply voltage range	$V_{11-13}$	typ.	12 V 10,2 to 13,2 V
The following characteristics are measured at $T_{amb} = 25\text{ °C}$ ; $V_{11-13} = 12\text{ V}$ ; $f = 38,9\text{ MHz}$			
I.F. input voltage for onset of a.g.c. (r.m.s. value)	$V_{1-16(rms)}$	typ. <	100 $\mu\text{V}$ 150 $\mu\text{V}$
Differential input impedance	$ Z_{1-16} $	typ.	2 k $\Omega$ in parallel with 2 pF
Zero-signal output level	$V_{12-13}$	typ.	$6 \pm 0,3\text{ V}^*$
Top sync output level	$V_{12-13}$	typ.	3,07 V 2,9 to 3,2 V
I.F. voltage gain control range	$G_V$	typ.	64 dB
Bandwidth of video amplifier (3 dB)	B	typ.	6 MHz
Signal-to-noise ratio at $V_i = 10\text{ mV}$	S/N	typ.	58 dB**
Differential gain	dG	typ. <	4 % 10 %
Differential phase	$d\phi$	typ. <	2° 10°

\* So-called 'projected zero point', e.g. with switched demodulator.

$$** S/N = \frac{V_O \text{ black-to-white}}{V_{n(rms)} \text{ at } B = 5\text{ MHz}}$$

CHARACTERISTICS (continued)

Intermodulation at 1,1 MHz: blue\*


> 46 dB  
typ. 60 dB

yellow\*

> 46 dB  
typ. 50 dB

at 3,3 MHz\*\*

> 46 dB  
typ. 54 dB



S.C.: sound carrier level  
C.C.: chrominance carrier level  
P.C.: picture carrier level

} with respect to top sync level

Fig. 2 Input conditions for intermodulation measurements; standard colour bar with 75% contrast.




Fig. 3 Test set-up for intermodulation.

\*  $20 \log \frac{V_O \text{ at } 4,4 \text{ MHz}}{V_O \text{ at } 1,1 \text{ MHz}} + 3,6 \text{ dB.}$

\*\*  $20 \log \frac{V_O \text{ at } 4,4 \text{ MHz}}{V_O \text{ at } 3,3 \text{ MHz}}.$

Carrier signal at video output	typ. 4 mV < 30 mV
2nd harmonic of carrier at video output	typ. 20 mV < 30 mV
White spot inverter threshold level (Fig. 4)	typ. 6,6 V
White spot insertion level (Fig. 4)	typ. 4,7 V
Noise inverter threshold level (Fig. 4)	typ. 1,8 V
Noise insertion level (Fig. 4)	typ. 3,8 V
External video switch (VCR) switches off the output at:	V <sub>14-13</sub> < 1,1 V




Fig. 4 Video output waveform showing white spot and noise inverter threshold levels.

Tuner a.g.c. output current range	I <sub>4</sub>	10 to 0 mA
Tuner a.g.c. output voltage at I <sub>4</sub> = 10 mA	V <sub>4-13</sub>	< 0,3 V
Tuner a.g.c. output leakage current V <sub>14-13</sub> = 5 V; V <sub>4-13</sub> = 12 V	I <sub>4</sub>	< 15 μA
Maximum a.f.c. output voltage swing	ΔV <sub>5-13</sub>	> 10 V typ. 11 V
Detuning for a.f.c. output voltage swing of 10 V	Δf	typ. 100 kHz < 200 kHz
A.F.C. zero-signal output voltage (minimum gain)	V <sub>5-13</sub>	typ. 6 V 4 to 8 V
A.F.C. switches on at:	V <sub>6-13</sub>	> 3,2 V
A.F.C. switches off at:	V <sub>6-13</sub>	< 1,5 V

APPLICATION INFORMATION




Fig. 5 Typical application circuit diagram; Q of L1 and L2  $\approx$  80; f = 38,9 MHz.







Fig. 6 A.F.C. output voltage ( $V_{5-13}$ ) as a function of the frequency.




Fig. 7 Signal-to-noise ratio as a function of the input voltage ( $V_{1-16}$ ).

## TELEVISION I.F. AMPLIFIER AND DEMODULATOR

The TDA2541 is an i.f. amplifier and demodulator circuit for colour and black and white television receivers using p-n-p tuners.

It incorporates the following functions:

- gain-controlled wide-band amplifier, providing complete i.f. gain
- synchronous demodulator
- white spot inverter
- video preamplifier with noise protection
- a.f.c. circuit which can be switched on/off by a d.c. level, e.g. during tuning
- a.g.c. circuit with noise gating
- tuner a.g.c. output (p-n-p tuners)
- VCR switch, which switches off the video output; e.g. for insertion of a VCR playback signal.

### QUICK REFERENCE DATA

Supply voltage	$V_{11-13}$	typ.	12 V
Supply current	$I_{11}$	typ.	50 mA
I.F. input voltage at $f = 38,9$ MHz (r.m.s. value)	$V_{1-16}(\text{rms})$	typ.	100 $\mu\text{V}$
Video output voltage (white at 10% of top sync)	$V_{12}(\text{p-p})$	typ.	2,7 V
I.F. voltage gain control range	$G_v$	typ.	64 dB
Signal-to-noise ratio at $V_i = 10$ mV	S/N	typ.	58 dB
A.F.C. output voltage swing for $\Delta f = 100$ kHz	$\Delta V_{5-13}$	typ.	10 V

### PACKAGE OUTLINES

TDA2541 : 16-lead DIL; plastic (SOT-38).

TDA2541Q: 16-lead QIL; plastic (SOT-58).




Fig. 1 Block diagram.

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage	$V_{11-13}$	max.	13,2 V
Tuner a.g.c. voltage	$V_{4-13}$	max.	12 V
Total power dissipation	$P_{tot}$	max.	900 mW
Storage temperature	$T_{stg}$		-55 to + 125 °C
Operating ambient temperature	$T_{amb}$		-25 to + 60 °C

**CHARACTERISTICS** (measured in Fig. 5)

Supply voltage range	$V_{11-13}$	typ.	12 V
			10,2 to 13,2 V

The following characteristics are measured at  $T_{amb} = 25$  °C;  $V_{11-13} = 12$  V;  $f = 38,9$  MHz

I.F. input voltage for onset of a.g.c. (r.m.s. value)	$V_{1-16(rms)}$	typ.	100 $\mu$ V
		<	150 $\mu$ V
Differential input impedance	$ Z_{1-16} $	typ.	2 k $\Omega$ in parallel with 2 pF
Zero-signal output level	$V_{12-13}$	typ.	$6 \pm 0,3$ V*
Top sync output level	$V_{12-13}$	typ.	3,07 V
			2,9 to 3,2 V
I.F. voltage gain control range	$G_V$	typ.	64 dB
Bandwidth of video amplifier (3 dB)	B	typ.	6 MHz
Signal-to-noise ratio at $V_i = 10$ mV	S/N	typ.	58 dB**
Differential gain	dG	typ.	4 %
		<	10 %
Differential phase	d $\varphi$	typ.	2°
		<	10°

\* So-called 'projected zero point', e.g. with switched demodulator.

\*\* 
$$S/N = \frac{V_O \text{ black-to-white}}{V_{n(rms)} \text{ at } B = 5 \text{ MHz}}$$

CHARACTERISTICS (continued)

Intermodulation at 1,1 MHz: blue\*


> 46 dB  
typ. 60 dB

yellow\*

> 46 dB  
typ. 50 dB

at 3,3 MHz\*\*

> 46 dB  
typ. 54 dB



S.C. : sound carrier level  
C.C. : chrominance carrier level  
P.C. : picture carrier level

} with respect to top sync level

Fig. 2 Input conditions for intermodulation measurements; standard colour bar with 75% contrast.




Fig. 3 Test set-up for intermodulation.

\*  $20 \log \frac{V_O \text{ at } 4,4 \text{ MHz}}{V_O \text{ at } 1,1 \text{ MHz}} + 3,6 \text{ dB.}$

\*\*  $20 \log \frac{V_O \text{ at } 4,4 \text{ MHz}}{V_O \text{ at } 3,3 \text{ MHz}}$

Carrier signal at video output	typ.	4 mV
	<	30 mV
2nd harmonic of carrier at video output	typ.	20 mV
	<	30 mV
White spot inverter threshold level (Fig. 4)	typ.	6,6 V
White spot insertion level (Fig. 4)	typ.	4,7 V
Noise inverter threshold level (Fig. 4)	typ.	1,8 V
Noise insertion level (Fig. 4)	typ.	3,8 V
External video switch (VCR) switches off the output at:	V <sub>14-13</sub>	< 1,1 V




Fig. 4 Video output waveform showing white spot and noise inverter threshold levels.

Tuner a.g.c. output current range	I <sub>4</sub>	0 to 10 mA
Tuner a.g.c. output voltage at I <sub>4</sub> = 10 mA	V <sub>4-13</sub>	< 0,3 V
Tuner a.g.c. output leakage current	I <sub>4</sub>	< 15 μA
V <sub>14-13</sub> = 11 V; V <sub>4-13</sub> = 12 V		> 10 V
Maximum a.f.c. output voltage swing	ΔV <sub>5-13</sub>	typ. 11 V
Detuning for a.f.c. output voltage swing of 10 V	Δf	typ. 100 kHz
		< 200 kHz
A.F.C. zero-signal output voltage (minimum gain)	V <sub>5-13</sub>	typ. 6 V
		4 to 8 V
A.F.C. switches on at:	V <sub>6-13</sub>	> 3,2 V
A.F.C. switches off at:	V <sub>6-13</sub>	< 1,5 V

APPLICATION INFORMATION




Fig. 5 Typical application circuit diagram; Q of L1 and L2 ≈ 80;  $f_0 = 38.9$  MHz.







Fig. 6 A.F.C. output voltage ( $V_{5-13}$ ) as a function of the frequency.




Fig. 7 Signal-to-noise ratio as a function of the input voltage ( $V_{1-16}$ ).

## TELEVISION I.F. AMPLIFIER AND DEMODULATOR.

The TDA2542 is an i.f. amplifier and demodulator circuit for E and L standards in colour and black and white television receivers using p-n-p tuners.

It incorporates the following functions:

- gain-controlled wide-band amplifier, providing complete i.f. gain
- synchronous demodulator
- video preamplifier
- a.f.c. circuit which can be switched on/off by a d.c. level, e.g. during tuning
- a.g.c. circuit
- tuner a.g.c. output (p-n-p tuners)

### QUICK REFERENCE DATA

Supply voltage	$V_{11-13}$	typ.	12 V
Supply current	$I_{11}$	typ.	50 mA
I.F. input voltage at $f = 32,7$ MHz (r.m.s. value)	$V_{1-16(\text{rms})}$	typ.	100 $\mu\text{V}$
Video output voltage (peak-to-peak value)	$V_{12(\text{p-p})}$	typ.	3 V
I.F. voltage gain control range	$G_v$	typ.	64 dB
Signal-to-noise ratio at $V_i = 10$ mV	S/N	typ.	58 dB
A.F.C. output voltage swing for $\Delta f = 100$ kHz	$\Delta V_{5-13}$	typ.	10 V

### PACKAGE OUTLINES

TDA2542 : 16-lead DIL; plastic (SOT-38).

TDA2542Q: 16-lead QIL; plastic (SOT-58).




Fig. 1 Block diagram.

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage	$V_{11-13}$	max.	13,8 V
Tuner a.g.c. voltage	$V_{4-13}$	max.	12 V
Total power dissipation	$P_{tot}$	max.	900 mW
Storage temperature	$T_{stg}$		-55 to + 125 °C
Operating ambient temperature	$T_{amb}$		-25 to + 60 °C

**CHARACTERISTICS** (measured in Fig. 2)

Supply voltage range	$V_{11-13}$	typ.	12 V
			10,2 to 13,8 V

The following characteristics are measured at  $T_{amb} = 25\text{ °C}$ ;  $V_{11-13} = 12\text{ V}$ ;  $f = 32,7\text{ MHz}$ 


I.F. input voltage for onset of a.g.c. (r.m.s. value)	$V_{1-16(rms)}$	typ.	100 $\mu\text{V}$
		<	150 $\mu\text{V}$
Differential input impedance	$ Z_{1-16} $	typ.	2 k $\Omega$ in parallel with 2 pF
Zero-signal output level	$V_{12-13}$	typ.	2,9 V
Maximum video output voltage (peak-to-peak value)	$V_{12(p-p)}$	>	4 V
Video output voltage variation at 50 dB input voltage variation	$\Delta V_{12-13}$	<	0,5 dB
I.F. voltage gain control range	$G_v$	typ.	64 dB
Bandwidth of video amplifier (3 dB)	B	typ.	6 MHz
Signal-to-noise ratio at $V_i = 10\text{ mV}$	S/N	typ.	58 dB*
Differential gain	dG	typ.	4 %
		<	10 %
Differential phase	d $\phi$	typ.	2°
		<	10°

$$* S/N = \frac{V_o \text{ black-to-white}}{V_{n(rms)} \text{ at } B = 5\text{ MHz}}$$

**CHARACTERISTICS** (continued)

Carrier signal at video output		typ.	4 mV
		<	30 mV
2nd harmonic of carrier at video output		typ.	20 mV
		<	30 mV
Tuner a.g.c. output current range	$I_4$		0 to 10 mA
Tuner a.g.c. output voltage at $I_4 = 10$ mA	$V_{4-13}$	<	0,3 V
Tuner a.g.c. output leakage current $V_{14-13} = 3$ V; $V_{4-13} = 12$ V	$I_4$	<	15 $\mu$ A
Maximum a.f.c. output voltage swing	$\Delta V_{5-13}$	>	10 V
		typ.	11 V
Detuning for a.f.c. output voltage swing of 10 V	$\Delta f$	typ.	100 kHz
		<	200 kHz
A.F.C. switches on at:	$V_{6-13}$	>	3,2 V
A.F.C. switches off at:	$V_{6-13}$	<	1,5 V
A.G.C. detector reference voltage	$V_{14-13}$	typ.	3,9 V

APPLICATION INFORMATION



7284196

Fig. 2 Typical application circuit diagram; Q of L1 and L2  $\approx$  80; f = 32,7 MHz.




Fig. 3 A.F.C. output voltage ( $V_{5-13}$ ) as a function of the frequency.






Fig. 4 Signal-to-noise ratio as a function of the input voltage ( $V_{1.16}$ ).



## AM SOUND I.F. CIRCUIT FOR FRENCH STANDARD

### GENERAL DESCRIPTION

The TDA2543 is a monolithic integrated AM sound i.f. circuit in television receivers for the French standards L and L'.

The circuit incorporates the following functions:


- 3-stage gain controlled i.f. amplifier, providing complete i.f. gain
- Synchronous AM demodulator
- A.G.C. circuit
- Audio input circuit with two external audio inputs and switching facilities to provide for either the demodulated i.f. or an external signal output
- Demodulated i.f. output is available from the input of the switching circuit

### QUICK REFERENCE DATA

Supply voltage (pin 12)	$V_{12-14} = V_P$	typ.	12 V
Minimum i.f. vision carrier input voltage (r.m.s. value) for an output signal $V_{13-14(rms)} = 480 \text{ mV}$	$V_{VC1-18(rms)}$	max.	30 $\mu\text{V}$
I.F. control range	$\Delta G_V$	min.	60 dB
A.F. output voltage (r.m.s. value)	$V_{13-14(rms)}$	typ.	680 mV
Distortion at $V_{VC1-18(rms)} = 5 \text{ mV}$	$d_{tot}$	max.	1 %
Signal-to-weighted-noise ratio according to CCIR 468	S + N/N	min.	50 dB
Maximum signal amplitude for the a.f. switch (r.m.s. value)	$V_{8,11-14(rms)}$	min.	2 V

### PACKAGE OUTLINE

18-lead DIL; plastic (SOT-102CS).



(1) I.F. signal: vision carrier (V.C.) and sound carrier (S.C.).

Fig. 1 Block diagram.

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage range (pin 12)	$V_{12-14} = V_p$	max.	13,2 V
Switch voltage (pin 5)	$V_{5-14}$	max.	$V_p$ V
Current at pin 4	$I_4$	max.	5 mA
	$-I_4$		short-circuit proof
Storage temperature range	$T_{stg}$		-25 to +150 °C
Operating ambient temperature range	$T_{amb}$		-20 to +70 °C

## CHARACTERISTICS

$V_P = 12$  V;  $T_{amb} = 25$  °C; input signal (vision carrier V.C.) with  $f_{VC} = 39,2$  MHz; sound carrier (S.C.) modulated with  $f_m = 1$  kHz and  $m = 0,8$ ; measured in Fig. 2; unless otherwise specified

parameter	symbol	min.	typ.	max.	unit
<b>Supply</b>					
Supply voltage range (pin 12)	$V_P$	10,8	—	13,2	V
Supply current (pin 12)	$I_P$	—	50	—	mA
<b>I.F. input (pins 1 and 18)</b>					
Minimum i.f. vision carrier input voltage (r.m.s. value) for an output signal $V_{13-14(rms)} = 480$ mV	$V_{VC1-18(rms)}$	—	—	30	$\mu$ V
Maximum i.f. vision carrier input voltage (r.m.s. value)	$V_{VC1-18(rms)}$	—	50	—	mV
Input resistance	$R_{1-18}$	—	2	—	k $\Omega$
Input capacitance	$C_{1-18}$	—	2	—	pF
I.F. control range (−3 dB)	$\Delta G_V$	60	—	—	dB
<b>A.F. output (pin 13)</b>					
A.F. output voltage (r.m.s. value) at $V_{VC1-18(rms)} = 5$ mV	$V_{13-14(rms)}$	—	680	—	mV
Output resistance	$R_{13-14}$	—	100	—	$\Omega$
Distortion at $V_{VC1-18(rms)} = 5$ mV	$d_{tot}$	—	—	1	%
Signal-to-weighted-noise ratio at a.f. output (pin 13) according to CCIR 468 at $V_{VC1-18(rms)} = 5$ mV	S + N/N	50	—	—	dB
<b>A.F. switch (pins 8, 11 and 6)</b>					
Maximum input voltage (r.m.s. value)	$V_{8-14(rms)}$	2	—	—	V
	$V_{11-14(rms)}$	2	—	—	V
Voltage gain	$G_V$	—	$0 \pm 1$	—	dB
Amplitude frequency response (−3 dB)	f	20	—	20 000	Hz
Crosstalk between the non-switched input and the output	$\alpha$	60	—	—	dB
Input resistance	$R_{8; 11-14}$	10	—	—	k $\Omega$
Output resistance	$R_{6-14}$	—	400	—	$\Omega$
<b>De-emphasis switch (pin 4)</b>					
Input resistance for: ON ( $V_{5-14} > 3$ V)	$R_{4-14}$	—	—	200	$\Omega$
OFF ( $V_{5-14} < 1$ V)	$R_{4-14}$	100	—	—	k $\Omega$
<b>Switch voltage (pin 5)</b>					
A.F. switch ON (pin 8 switched)	$V_{5-14}$	3	—	$V_P$	V
A.F. switch OFF (pin 11 switched)	$V_{5-14}$	0	—	1	V




Fig. 2 Measuring circuit; L1 adjusted to minimum distortion at the a.f. output.




Fig. 3 Control curve of the i.f. amplifier; the r.m.s. a.f. output voltage at pin 13 ( $V_{13-14}(rms)$ ) as a function of the r.m.s. i.f. vision carrier input voltage ( $V_{VC1-18}(rms)$ ) at  $f_m = 1$  kHz and  $m = 0,8$ .




Fig. 4 Signal-to-weighted-noise ratio ( $S + N/N$ ) at the output (pin 13) as a function of the r.m.s. i.f. vision carrier input voltage ( $V_{VC1-18}(rms)$ ).




Fig. 5 Distortion ( $d_{tot}$ ) at the output (pin 13) as a function of the r.m.s. i.f. vision carrier input voltage ( $V_{VC1-18}(rms)$ ) at  $f_m = 1$  kHz and  $m = 0,8$ .





## TELEVISION I.F. AMPLIFIER AND DEMODULATOR

The TDA2544 is an i.f. amplifier and demodulator circuit for colour and black and white television receivers.

It incorporates the following functions:

- gain-controlled wide-band amplifier, providing complete i.f. gain
- low-level synchronous demodulator
- white spot inverter
- video preamplifier with noise protection
- a.f.c. circuit with balanced output
- a.g.c. circuit with noise gating
- tuner a.g.c. output for control of MOS tuners
- external video switch

### QUICK REFERENCE DATA

Supply voltage	$V_{11-13}$	typ.	12 V
Supply current	$I_{11}$	typ.	50 mA
I.F. input sensitivity at $f = 46,75$ MHz (r.m.s. value)	$V_{1-16}(\text{rms})$	typ.	150 $\mu\text{V}$
Video output voltage (white at 12,5% of top sync)	$V_{12}(\text{p-p})$	typ.	2,6 V
I.F. voltage gain control range	$G_V$	typ.	63 dB
Signal-to-noise ratio $V_i = 10$ mV	S/N	typ.	58 dB
A.F.C. sensitivity		typ.	80 mV/kHz

### PACKAGE OUTLINES

TDA2544 16-lead DIL; plastic (SOT-38).

TDA2544Q: 16-lead QIL; plastic (SOT-58).




Fig. 1 Block diagram.

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage	$V_{11-13}$	max.	13,8 V
Tuner a.g.c. voltage	$V_{4-13}$	max.	12 V
Total power dissipation	$P_{tot}$	max.	1,2 W
Storage temperature	$T_{stg}$		-55 to + 125 °C
Operating ambient temperature	$T_{amb}$		-25 to + 65 °C

**CHARACTERISTICS** (measured in Fig. 5)

Supply voltage range	$V_{11-13}$	typ.	12 V
			10,2 to 13,8 V

The following characteristics are measured at  $T_{amb} = 25$  °C;  $V_{11-13} = 12$  V


I.F. input voltage for onset of a.g.c. (r.m.s. value) at $f = 45,75$ MHz	$V_{1-16(rms)}$	typ.	150 $\mu$ V
Differential input impedance	$ Z_{1-16} $	typ.	$3 \text{ k}\Omega$ in parallel with 2 pF
Zero-signal output level	$V_{12-13}$	typ.	5,5 V*
Top sync output level	$V_{12-13}$	typ.	2,5 V
I.F. voltage gain control range	$G_v$	typ.	63 dB
Bandwidth of video amplifier (3 dB)	B	typ.	6 MHz
Signal-to-noise ratio at $V_i = 10$ mV	S/N	typ.	58 dB**
Differential gain	dG	typ.	4 %
		<	10 %
Differential phase	$d\phi$	typ.	2°
		<	10°

\* So-called 'projected zero point', e.g. with switched demodulator.

\*\*  $S/N = \frac{V_o \text{ black-to-white}}{V_n(rms) \text{ at } B = 5 \text{ MHz}}$

**CHARACTERISTICS** (continued)

Intermodulation at 0,9 MHz: blue*	typ. 50 dB
yellow*	typ. 46 dB
at 2,6 MHz**	typ. 49 dB



S.C. : sound carrier level  
 C.C. : chrominance carrier level  
 P.C. : picture carrier level

} with respect to top sync level

Fig. 2 Input conditions for intermodulation measurements; standard colour bar with 75% contrast.




Fig. 3 Test set-up for intermodulation.

\*  $20 \log \frac{V_o \text{ at } 3,6 \text{ MHz}}{V_o \text{ at } 0,9 \text{ MHz}} + 3,6 \text{ dB.}$

\*\*  $20 \log \frac{V_o \text{ at } 3,6 \text{ MHz}}{V_o \text{ at } 2,6 \text{ MHz.}}$

Carrier signal at video output	<	30 mV
2nd harmonic of carrier at video output	<	30 mV
White spot inverter threshold level (Fig. 4)	typ.	6,4 V
White spot insertion level (Fig. 4)	typ.	4,1 V
Noise inverter threshold level (Fig. 4)	typ.	1,6 V
Noise insertion level (Fig. 4)	typ.	3,3 V
External video switch (VCR) switches off the output at	$V_{14-13}$	< 1,0 V





Fig. 4 Video output waveform showing white spot and noise inverter threshold levels.

Tuner a.g.c. output current range	$I_4$	0 to 0,3 mA
Tuner a.g.c. output voltage at $I_4 = 0,3$ mA	$V_{4-13}$	< 0,3 V
Tuner a.g.c. output leakage current $V_{14-13} = 3$ V; $V_{4-13} = 12$ V	$I_4$	< 10 $\mu$ A
A.F.C. output voltage (d.c. value)	$V_{5,6-13}$	typ. 6,8 V
A.F.C. output offset voltage	$ V_{5-6} $	< 1,5 V
Maximum a.f.c. output voltage	$V_{5,6-13}$	> 11,6 V
Minimum a.f.c. output voltage	$V_{5,6-13}$	< 2,8 V
A.F.C. sensitivity		typ. 80 mV/kHz

APPLICATION INFORMATION



7284195

Fig. 5 Typical application diagram.




Fig. 6 Signal-to-noise ratio as a function of the input voltage ( $V_{1-16}$ ).





## QUASI-SPLIT-SOUND CIRCUIT

### GENERAL DESCRIPTION

The TDA2545A is a monolithic integrated circuit for quasi-split-sound processing in television receivers.

#### Features


- 3-stage gain controlled i.f. amplifier
- A.G.C. circuit
- Reference amplifier and limiter amplifier for vision carrier (V.C.) processing
- Linear multiplier for quadrature demodulation

#### QUICK REFERENCE DATA

Supply voltage (pin 11)	$V_P = V_{11-13}$	typ.	12 V
Supply current (pin 11)	$I_P = I_{11}$	typ.	45 mA
Minimum i.f. vision carrier input voltage (r.m.s. value)	$V_{VC1-16(rms)}$	typ.	150 $\mu$ V
Output voltage; 5,5 MHz (r.m.s. value)	$V_{12-13(rms)}$	typ.	100 mV
Output voltage; 5,742 MHz (r.m.s. value)	$V_{12-13(rms)}$	typ.	45 mV
I.F. control range	$\Delta G_V$	typ.	64 dB
Signal-to-weighted-noise ratio (rel. to 1 kHz; 30 kHz deviation)			
at 5,5 MHz	} for 2T/20T pulses with white bars	S + W/W	typ. 58 dB
at 5,742 MHz		S + W/W	typ. 56 dB

#### PACKAGE OUTLINES

16-lead DIL; plastic (SOT-38).



(1) I.F. signal: vision carrier (V.C.) and sound carrier (S.C.).

Fig. 1 Block diagram.

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage (pin 11)	$V_P = V_{11-13}$	max.	13,2 V
Storage temperature range	$T_{stg}$		-25 to +150 °C
Operating ambient temperature range	$T_{amb}$		0 to +70 °C

**CHARACTERISTICS**

$V_P = V_{11-13} = 12 \text{ V}$ ;  $T_{\text{amb}} = 25 \text{ }^\circ\text{C}$ ; measured at  $f_{VC} = 38,9 \text{ MHz}$ ,  $f_{SC1} = 33,4 \text{ MHz}$ ,  $f_{SC2} = 33,158 \text{ MHz}$ :

Vision carrier (V.C.) modulated with different video signals (see below); modulation depth 100% (proportional to 10% residual carrier).

Vision carrier amplitude (r.m.s. value) is  $V_{VC} = 10 \text{ mV}$ .

Vision-to-sound carrier ratios are  $VC/SC1 = 13 \text{ dB}$  and  $VC/SC2 = 20 \text{ dB}$ .

Sound carriers (SC1, SC2) modulated with  $f = 1 \text{ kHz}$  and deviation  $\Delta f = \pm 30 \text{ kHz}$ .

For measuring circuit see Fig. 2; unless otherwise specified.

parameter	symbol	min.	typ.	max.	unit
<b>Supply (pin 11)</b>					
Supply voltage	$V_P = V_{11-13}$	10,8	12	13,2	V
Supply current	$I_P = I_{11}$	33	45	55	mA
<b>I.F. amplifier</b>					
Input voltage for start of gain control (intercarrier signals $-3 \text{ dB}$ )	$V_{VC1-16(\text{rms})}$	—	150	200	$\mu\text{V}$
Input voltage for end of gain control (intercarrier signals $+1 \text{ dB}$ )	$V_{VC1-16(\text{rms})}$	100	250	—	mV
I.F. gain control range	$\Delta G_V$	60	64	—	dB
Control voltage range (see Fig. 3)	$V_{3-13}$	4	—	$V_P$	V
Input resistance	$R_{1-16}$	—	2,5	—	$\text{k}\Omega$
Input capacitance	$C_{1-16}$	—	1,5	—	pF
<b>Intercarrier generation</b>					
Output voltage; 5,5 MHz (r.m.s. value)	$V_{12-13(\text{rms})}$	60	100	140	mV
Output voltage; 5,742 MHz (r.m.s. value)	$V_{12-13(\text{rms})}$	27	45	63	mV
D.C. output voltage	$V_{12-13}$	—	5,9	—	V
Allowable d.c. load resistance at the output	$R_{12-13}$	7	—	—	$\text{k}\Omega$
Allowable output current	$-I_{12}$	—	—	1	mA
<b>Intercarrier signal-to-noise (see note 1) (measured behind the FM demodulators) weighted according to CCIR 468-2, quasi-peak</b>					
a. 2T/20T pulses with white bars (see also Fig. 4) at 5,5 MHz	S+W/W	53	58	—	dB
at 5,742 MHz	S+W/W	51	56	—	dB
b. 6 kHz sinewave at 5,5 MHz	S+W/W	50	53	—	dB
at 5,742 MHz	S+W/W	50	53	—	dB
c. black level (sync pulses only) at 5,5 MHz	S+W/W	60	65	—	dB
at 5,742 MHz	S+W/W	58	63	—	dB

**Note 1.**

Incidental phase on the vision carrier, caused by TV transmitter, has to be less than 0,5 degrees for black to white transient (equivalent to S+W/W = 56 dB for 6 kHz sinewave).




Fig. 2 Measuring circuit for TDA2545A.




Fig. 3 Control voltage at pin 3 as a function of the input voltage  $V_{VC1-16}$  (rms).




Fig. 4 Signal-to-weighted-noise ratio depending on video modulation.



## QUASI-SPLIT-SOUND CIRCUIT WITH 5,5 MHz DEMODULATION

### GENERAL DESCRIPTION

The TDA2546A is a monolithic integrated circuit for quasi-split-sound processing, including 5,5 MHz demodulation, in television receivers.

#### Features

1st i.f. (V.C.: vision carrier plus S.C.: sound carrier)

- 3-stage gain controlled i.f. amplifier
- A.G.C. circuit
- Reference amplifier and limiter amplifier for vision carrier (V.C.) processing
- Linear multiplier for quadrature demodulation

2nd i.f. (5,5 MHz signal)


- 8-stage limiter amplifier
- Quadrature demodulator
- A.F. amplifier with de-emphasis
- AV switch

### QUICK REFERENCE DATA

Supply voltage (pin 15)	$V_P = V_{15-16}$	typ.	12 V
Supply current (pin 15)	$I_P = I_{15}$	typ.	57 mA
Minimum i.f. vision carrier input voltage (r.m.s. value)	$V_{VC1-18(rms)}$	typ.	150 $\mu$ V
Output voltage; 5,5 MHz (r.m.s. value)	$V_{14-16(rms)}$	typ.	100 mV
Output voltage; 5,742 MHz (r.m.s. value)	$V_{14-16(rms)}$	typ.	45 mV
I.F. control range	$\Delta G_V$	typ.	64 dB
Signal-to-weighted-noise ratio (rel. to 1 kHz; 30 kHz deviation)			
at 5,5 MHz	for 2T/20T pulses with white bars	S + W/W	typ. 58 dB
at 5,742 MHz		S + W/W	typ. 56 dB
A.F. output voltage (r.m.s. value)	$V_{o6-16(rms)}$	typ.	0,6 V

### PACKAGE OUTLINES

18-lead DIL; plastic (SOT-102CS).



(1) I.F. signal: vision carrier (V.C.) and sound carrier (S.C.)

Fig. 1 Block diagram.



**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage (pin 15)	$V_P = V_{15-16}$	max.	13,2 V
Input current (pin 4)	$I_4$	max.	7 mA
Storage temperature range	$T_{stg}$		-25 to +150 °C
Operating ambient temperature range	$T_{amb}$	0 to	+70 °C

**CHARACTERISTICS**

$V_P = V_{15-16} = 12 \text{ V}$ ;  $T_{\text{amb}} = 25 \text{ }^\circ\text{C}$ ; measured at  $f_{VC} = 38,9 \text{ MHz}$ ,  $f_{SC1} = 33,4 \text{ MHz}$ ,  $f_{SC2} = 33,158 \text{ MHz}$ :

Vision carrier (V.C.) modulated with different video signals (see below); modulation depth 100% (proportional to 10% residual carrier).

Vision carrier amplitude (r.m.s. value) is  $V_{VC} = 10 \text{ mV}$ .

Vision-to-sound carrier ratios are  $VC/SC1 = 13 \text{ dB}$  and  $VC/SC2 = 20 \text{ dB}$ .

Sound carriers (SC1, SC2) modulated with  $f = 1 \text{ kHz}$  and deviation  $\Delta f = \pm 30 \text{ kHz}$ .

For measuring circuit see Fig. 2; unless otherwise specified.

parameter	symbol	min.	typ.	max.	unit
<b>Supply (pin 15)</b>					
Supply voltage	$V_P = V_{15-16}$	10,8	12	13,2	V
Supply current	$I_P = I_{15}$	40	57	75	mA
<b>I.F. amplifier</b>					
Input voltage for start of gain control (intercarrier signals $-3 \text{ dB}$ )	$V_{VC1-18(\text{rms})}$	—	150	200	$\mu\text{V}$
Input voltage for end of gain control (intercarrier signals $+1 \text{ dB}$ )	$V_{VC1-18(\text{rms})}$	100	250	—	mV
I.F. gain control range	$\Delta G_V$	60	64	—	dB
Control voltage range (see Fig. 3)	$V_{3-16}$	4	—	$V_P$	V
Input resistance	$R_{1-18}$	—	2,5	—	$\text{k}\Omega$
Input capacitance	$C_{1-18}$	—	1,5	—	pF
<b>Inter-carrier generation</b>					
Output voltage; 5,5 MHz (r.m.s. value)	$V_{14-16(\text{rms})}$	60	100	140	mV
Output voltage; 5,742 MHz (r.m.s. value)	$V_{14-16(\text{rms})}$	27	45	63	mV
D.C. output voltage	$V_{14-16}$	—	5,9	—	V
Allowable d.c. load resistance at the output	$R_{14-16}$	7	—	—	V
Allowable output current	$-I_{14}$	—	—	1	mA
<b>Frequency demodulator</b> (measured at $f = 5,5 \text{ MHz}$ )					
Input voltage vor start of limiting (r.m.s. value)	$V_{12-16(\text{rms})}$	—	—	100	$\mu\text{V}$
Maximum input voltage (r.m.s. value)	$V_{12-16(\text{rms})}$	—	200	—	mV
D.C. output voltage	$V_{11,12,13-16}$	—	2,2	—	V

parameter	symbol	min.	typ.	max.	unit
A.F. output voltage (r.m.s. value)	V <sub>6-16(rms)</sub>	450	600	810	mV
D.C. output voltage	V <sub>6-16</sub>	—	4	—	V
Allowable d.c. load resistance at the output	R <sub>6-16</sub>	27	—	—	kΩ
Allowable a.c. load impedance at the output	Z <sub>6-16</sub>	10	—	—	kΩ
Total harmonic distortion	THD	—	—	1	%
Internal de-emphasis resistance	R <sub>i5-16</sub>	—	1	—	kΩ
Switching voltage (pin 4) for mute	V <sub>4-16</sub>	9	—	—	V
for a.f. on	V <sub>4-16</sub>	—	—	2,5	V
<b>Intercarrier signal-to-noise</b> (measured behind the FM demodulators)					
Signal-to-weighted-noise ratio according to CCIR 468-2, quasi-peak 2T/20T pulses with white bars (see also Fig. 4)					
at 5,5 MHz	S+W/W	53	58	—	dB
at 5,742 MHz	S+W/W	51	56	—	dB
6 kHz sine wave at 5,5 MHz	S+W/W	50	53	—	dB
at 5,742 MHz	S+W/W	50	53	—	dB
with black level (vision carrier modulated with sync pulses only) at 5,5 MHz	S+W/W	60	65	—	dB
at 5,742 MHz	S+W/W	58	63	—	dB

**NOTES TO THE CHARACTERISTICS**

- Incidental phase on the vision carrier, caused by TV-transmitter, has to be less than 0,5 degrees for black to white transient.  
(Equivalent to S+W/W = 56 dB for 6 kHz sine wave).

(1) I.F. signal: vision carrier (V.C.)  
and sound carrier (S.C.)




Fig. 2 Measuring circuit for TDA2546A.




Fig. 3 Control voltage at pin 3 as a function of the input voltage  $V_{VC1-18}(rms)$ .




Fig. 4 Signal-to-weighted-noise ratio depending on video modulation.

## TELEVISION I.F. AMPLIFIER AND DEMODULATOR

### GENERAL DESCRIPTION

The TDA2548 is an i.f. amplifier and demodulator circuit for colour and black and white television receivers using p-n-p tuners.

It incorporates the following functions:

- gain-controlled wide-band amplifier, providing complete i.f. gain
- synchronous demodulator
- white spot inverter
- video preamplifier with noise protection
- a.g.c. circuit with noise gating
- tuner a.g.c. output (p-n-p tuners)
- VCR switch, which switches off the video output; e.g. for insertion of a VCR playback signal.


### QUICK REFERENCE DATA

Supply voltage	$V_{11-13}$	typ.	12 V
Supply current	$I_{11}$	typ.	50 mA
I.F. input voltage at $f = 38,9$ MHz (r.m.s. value)	$V_{1-16}(\text{rms})$	typ.	100 $\mu\text{V}$
Video output voltage (white at 10% of top sync)	$V_{12}(\text{p-p})$	typ.	2,7 V
I.F. voltage gain control range	$G_V$	typ.	64 dB
Signal-to-noise ratio at $V_i = 10$ mV	S/N	typ.	58 dB

### PACKAGE OUTLINES

TDA2548 : 16-lead DIL; plastic (SOT-38).

TDA2548Q: 16-lead QIL; plastic (SOT-58).



(1) VCR switch can be connected either to ground or to +12 V.

Fig. 1 Block diagram.

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage	$V_{11-13}$	max.	13,2 V
Tuner a.g.c. voltage	$V_{4-13}$	max.	12 V
Total power dissipation	$P_{tot}$	max.	900 mW
Storage temperature	$T_{stg}$		-55 to + 125 °C
Operating ambient temperature	$T_{amb}$		-25 to + 60 °C

**CHARACTERISTICS** (measured in Fig. 5)

Supply voltage range	$V_{11-13}$	typ.	12 V
			10,2 to 13,2 V
The following characteristics are measured at $T_{amb} = 25$ °C; $V_{11-13} = 12$ V; $f = 38,9$ MHz			
I.F. input voltage for onset of a.g.c. (r.m.s. value)	$V_{1-16(rms)}$	typ.	100 $\mu$ V
		<	150 $\mu$ V
Differential input impedance	$ Z_{1-16} $	typ.	2 k $\Omega$ in parallel with 2 pF
Zero-signal output level	$V_{12-13}$	typ.	$6 \pm 0,3$ V*
Top sync output level	$V_{12-13}$	typ.	3,07 V
			2,9 to 3,2 V
I.F. voltage gain control range	$G_v$	typ.	64 dB
Bandwidth of video amplifier (3 dB)	B	typ.	6 MHz
Signal-to-noise ratio at $V_i = 10$ mV	S/N	typ.	58 dB**
Differential gain	dG	typ.	4 %
		<	10 %
Differential phase	$d\varphi$	typ.	2°
		<	10°

\* So-called 'projected zero point', e.g. with switched demodulator.

\*\* 
$$S/N = \frac{V_o \text{ black-to-white}}{V_n(rms) \text{ at } B = 5 \text{ MHz}}$$


CHARACTERISTICS (continued)

Intermodulation at 1,1 MHz: blue\*

>	46 dB
typ.	60 dB
>	46 dB
typ.	50 dB
>	46 dB
typ.	54 dB

yellow\*

at 3,3 MHz\*\*



S.C. : sound carrier level  
C.C. : chrominance carrier level  
P.C. : picture carrier level

} with respect to top sync level

Fig. 2 Input conditions for intermodulation measurements; standard colour bar with 75% contrast.




Fig. 3 Test set-up for intermodulation.

\*  $20 \log \frac{V_O \text{ at } 4,4 \text{ MHz}}{V_O \text{ at } 1,1 \text{ MHz}} + 3,6 \text{ dB.}$

\*\*  $20 \log \frac{V_O \text{ at } 4,4 \text{ MHz}}{V_O \text{ at } 3,3 \text{ MHz}}$



Carrier signal at video output	typ. 4 mV
	< 30 mV
2nd harmonic of carrier at video output	typ. 20 mV
	< 30 mV
White spot inverter threshold level (Fig. 4)	typ. 6,6 V
White spot insertion level (Fig. 4)	typ. 4,7 V
Noise inverter threshold level (Fig. 4)	typ. 1,8 V
Noise insertion level (Fig. 4)	typ. 3,8 V
External video switch (VCR) switches off the output at:	V <sub>14-13</sub> < 1,1 V




Fig. 4 Video output waveform showing white spot and noise inverter threshold levels.

Tuner a.g.c. output current range	$I_4$	0 to 10 mA
Tuner a.g.c. output voltage at $I_4 = 10$ mA	V <sub>4-13</sub>	< 0,3 V
Tuner a.g.c. output leakage current	$I_4$	< 15 $\mu$ A
V <sub>14-13</sub> = 11 V; V <sub>4-13</sub> = 12 V		

APPLICATION INFORMATION




Fig. 5 Typical application circuit diagram; Q of L1 ≈ 80; f<sub>0</sub> 38,9 MHz.




Fig. 6 Signal-to-noise ratio as a function of the input voltage ( $V_{1-16}$ ).



# DEVELOPMENT DATA

This data sheet contains advance information and specifications are subject to change without notice.

TDA2555

## DUAL TV SOUND DEMODULATOR CIRCUIT

### GENERAL DESCRIPTION

The TDA2555 incorporates two FM demodulator systems to perform the demodulator functions required in a dual sound carrier TV system for demodulating the sound carriers.

- Eight stage limiting amplifier
- Quadrature demodulator for FM detection
- De-emphasis stage
- Output amplifier

### QUICK REFERENCE DATA

---

Supply voltage (pins 13 and 15)	V <sub>p</sub>	typ.	12 V
Supply current (pins 13 and 15)	I <sub>p</sub>	typ.	24,5 mA
AF output voltage (pins 2 and 8), rms value	V <sub>o(rms)</sub>	typ.	350 mV
Total harmonic distortion	THD	<	0,1 %

---

### PACKAGE OUTLINE

18-lead DIL; plastic (SOT-102HE).




Fig. 1 Block diagram.

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage (pins 13 and 15)	$V_p$	max.	13,2 V
Total power dissipation	$P_{tot}$	max.	400 mW
Storage temperature range	$T_{stg}$		-25 to +150 °C
Operating ambient temperature	$T_{amb}$		0 to +70 °C

**CHARACTERISTICS**

$V_p = V_{13,15-14} = 12$  V;  $T_{amb} = 25$  °C;  $f = 5,5$  MHz;  $f_{m1} = 1$  kHz;  $\Delta f = \pm 30$  kHz;  $V_i$  (rms) = 5 mV, see test circuit Fig. 2, voltages with respect to ground (pin 14), unless otherwise specified.

DEVELOPMENT DATA

parameter	symbol	min.	typ.	max.	unit
Supply voltage (pins 13 and 15)	$V_p$	10,8	12,0	13,2	V
Supply current	$I_{13,15}$	—	24,5	—	mA
Input voltage (rms value) for start of limiting	$V_{12,17(rms)}$	—	—	100	$\mu$ V
Maximum input voltage	$V_{12,17-14}$	—	200	—	mV
D.C. voltage at inputs pins 10, 11, 12, 16, 17 and 18 to 14	$V_i$	—	2,0	—	V
A.M. suppression $f_m(fm) = 70$ Hz; $\Delta f = \pm 30$ kHz $f_m(am) = 1$ kHz; $m = 30\%$	AMS	50	—	—	dB
A.F. output voltage r.m.s. value	$V_{2,8-14}$	350	—	—	mV
D.C. voltage at outputs pins 2 and 8	$V_{2,8-14}$	—	3,7	—	V
Output lead resistance pins 2 and 8	$R_L$	10	—	—	k $\Omega$
Total harmonic distortion	THD	—	—	0,1	%
Internal de-emphasis resistance pins 1 and 9	$R_i$	—	1,0	—	k $\Omega$
Channel separation	$\alpha$	60	—	—	dB




Fig. 2 Test circuit.



## SYNCHRONIZATION CIRCUIT WITH VERTICAL OSCILLATOR AND DRIVER STAGES

### GENERAL DESCRIPTION

The TDA2577A separates the vertical and horizontal sync pulses from the composite TV video signal and uses them to synchronize horizontal and vertical oscillators.

#### Features

- Horizontal sync separator and noise inverter
- Horizontal oscillator
- Horizontal output stage
- Horizontal phase detector (sync to oscillator)
- Time constant switch for phase detector (fast time constant during catching)
- Slow time constant for noise only conditions
- Time constant externally switchable (e.g. fast for VCR)
- Inhibit of horizontal phase detector and video transmitter identification circuit during vertical oscillator flyback
- Second phase detector ( $\varphi_2$ ) for storage compensation of horizontal deflection stage
- Sandcastle pulse generator (3-levels)
- Video transmitter identification circuit
- Stabilizer and supply circuit for starting the horizontal oscillator and output stage directly from the mains rectifier
- Duty factor of horizontal output pulse is 50% when flyback pulse is absent
- Vertical sync separator
- Bandgap 6,5 V reference voltage for vertical oscillator and comparator
- Synchronized vertical oscillator/sawtooth generator (synchronization inhibited when no video transmitter is detected)
- Internal circuit for 3% parabolic pre-correction of the oscillator/sawtooth generator. Comparator supplied with pre-corrected sawtooth and external feedback input
- Vertical comparator with internal 3% pre-correction circuit for vertical oscillator/sawtooth generator
- Vertical driver stage
- Vertical blanking pulse generator with external adjustment of pulse duration (50 Hz: 21 lines; 60Hz: 17 lines)
- Vertical guard circuit

### QUICK REFERENCE DATA

#### Supply

Minimum current required to start horizontal oscillator and output stage (pin 16)

$I_{16} > 4 \text{ mA}$

Main supply voltage (pin 10)

$V_P = V_{10-9} \text{ typ. } 12 \text{ V}$

Supply current

$I_P = I_{10} \text{ typ. } 55 \text{ mA}$

#### Input signals

Sync pulse input voltage (peak-to-peak value; negative-going)

$V_{5-9(p-p)} \quad 0,15 \text{ to } 1 \text{ V}$

#### Output signals

Horizontal output pulse (open collector) at  $I_{11} = 40 \text{ mA}$

$V_{11-9} < 0,5 \text{ V}$

Vertical output pulse (emitter-follower) at  $I_1 = 10 \text{ mA}$

$V_{1-9} > 4 \text{ V}$

### PACKAGE OUTLINE

18-lead DIL; plastic (SOT-102HE).




Fig. 1 Block diagram.




Fig. 2 TDA2577A circuit diagram.

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Start current (pin 16)	$I_{16}$	max.	8 mA
Supply voltage (pin 10)	$V_P = V_{10-9}$	max.	13,2 V
Total power dissipation	$P_{tot}$	max.	1,1 W
Storage temperature range	$T_{stg}$		-55 to + 150 °C
Operating ambient temperature range	$T_{amb}$		-25 to + 65 °C

**THERMAL RESISTANCE**

From junction to ambient in free air	$R_{th\ j-a}$	typ.	50 K/W
--------------------------------------	---------------	------	--------

**CHARACTERISTICS**

$I_{16} = 5\text{ mA}$ ;  $V_P = 12\text{ V}$ ;  $T_{amb} = 25\text{ °C}$ ; unless otherwise specified

**Supply**

Supply current at pin 16	$I_{16}$		4 to 8 mA
Stabilized supply voltage (pin 16)	$V_{16-9}$	typ.	8,7 V 8,0 to 9,5 V
Supply current (pin 10)	$I_{10}$	typ. <	55 mA 70 mA
Supply voltage (pin 10)	$V_P = V_{10-9}$	typ.	12 V 10 to 13,2 V

**Video input (pin 5)**

Top-sync level	$V_{5-9}$	typ.	3,1 V 1,5 to 3,75 V
Sync pulse amplitude (peak-to-peak value) (note 1)	$V_{5-9(p-p)}$	typ.	0,6 V 0,15 to 1 V
Slicing level		typ.	50 % 35 to 65 %
Delay between video input and detector output	$t_1$	typ.	0,35 $\mu$ s

**Noise gate (pin 5)**

Switching level	$V_{5-9}$	typ. <	0,7 V 1 V
-----------------	-----------	-----------	--------------

**First control loop (sync to oscillator; pin 8)**

Holding range	$\Delta f$	typ.	$\pm 800\text{ Hz}$
Catching range	$\Delta f$	typ.	$\pm 800\text{ Hz}$ $\pm 600\text{ to }1100\text{ Hz}$

Control sensitivity video with respect to oscillator, burst key and flyback pulse

for slow time constant		typ.	1 kHz/ $\mu$ s
for fast time constant		typ.	2,75 kHz/ $\mu$ s

**Second control loop** (horizontal output to flyback; pin 14)

Control sensitivity; static (see note 2)	$\Delta t_d / \Delta t_o$	typ.	400 $\mu s / \mu s$
Control range	$t_d$		1 to 50 $\mu s$
Controlled edge			negative

**Phase adjustment** (via 2nd control loop; pin 14)

Control sensitivity		typ.	25 $\mu A / \mu s$
Maximum permissible control current	$\pm I_{14}$	<	50 $\mu A$

**Horizontal oscillator** (pin 15)

Frequency (no sync)	$f_{osc}$	typ.	15 625 Hz
Frequency spread ( $C_{osc} = 2,2 \text{ nF}$ ; $R_{osc} = 40 \text{ k}\Omega$ )	$\Delta f_{osc}$	<	4 %
Frequency deviation between starting point of output signal and stabilized condition	$\Delta f_{osc}$	typ. <	6 % 8 %
Temperature coefficient	TC	typ.	$1 \cdot 10^{-4} \text{ K}^{-1}$

**Horizontal output** (pin 11)

Output voltage; high level	$V_{11-9}$	<	13,2 V
Voltage at which protection starts	$V_{11-9}$		13 to 15,8 V
Output voltage; low level	$V_{11-9}$	typ. <	0,3 V 0,5 V
start condition at $I_{11} = 10 \text{ mA}$			
normal condition at $I_{11} = 40 \text{ mA}$	$V_{11-9}$	typ. <	0,3 V 0,5 V
Duty factor of output signal during starting (no phase shift; voltage at pin 11 low)	$\delta$	typ.	65 %
Duty factor of output signal without flyback pulse	$\delta$	typ.	50 % 45 to 55 %
Controlled edge			negative
Duration of output pulse (see Fig. 3)			$t_d + t_o + 2,5 \mu s$

**Sandcastle output pulse** (pin 17)

Output voltage during: burst key	$V_{17-9}$	>	10 V
horizontal blanking	$V_{17-9}$	typ.	4,6 V 4,2 to 5 V
vertical blanking	$V_{17-9}$	typ.	2,5 V 2 to 3 V
Pulse duration			
burst key	$t_p$	typ.	4 $\mu s$ 3,6 to 4,4 $\mu s$
horizontal blanking			flyback pulse (see note 3)
vertical blanking			
for 50 Hz application ( $-I_{12} : 0$ to 0,1 mA)			21 lines
for 60 Hz application ( $-I_{12} : \text{typ. } 0,2 \text{ mA}$ )			17 lines

**CHARACTERISTICS** (continued)

Delay between the start of the sync at the video input and the rising edge of the burst key pulse	$t_2$	typ.	4,9 $\mu$ s 4,5 to 5,3 $\mu$ s
<b>Coincidence detector; video transmitter identification circuit; time constant switches</b> (pin 18); see also Fig. 2			
Detector output current	$\pm I_{18}$	typ.	300 $\mu$ A
Voltage during noise (note 4)	$V_{18-9}$	typ.	0,3 V
Voltage level for in-sync condition	$V_{18-9}$	typ.	7,5 V
Switching level slow to fast	$V_{18-9}$	typ.	3,5 V 3,2 to 3,8 V
Switching level mute function active; $\varphi_1$ fast to slow	$V_{18-9}$	typ.	1,2 V 1,0 to 1,4 V
vertical period counter 3 periods fast	$V_{18-9}$	typ.	0,12 V 0,08 to 0,16 V
Switching level slow to fast (locking) mute function inactive	$V_{18-9}$	typ.	1,7 V 1,5 to 1,9 V
Switching level fast to slow (locking)	$V_{18-9}$	typ.	5,0 V 4,7 to 5,3 V
Switching level for VCR (fast time constant) without mute function	$V_{18-9}$	typ.	8,6 V 8,2 to 9,0 V
<b>Video transmitter identification output</b> (pin 13)			
Output voltage active (no sync) at $I_{13} = 1$ mA	$V_{13-9}$	>	10 V typ. 11 V
Output voltage active (no sync) at $I_{13} = 5$ mA	$V_{13-9}$	>	7 V typ. 10 V
Output voltage inactive	$V_{13-9}$	<	0,5 V typ. 0,1 V
<b>VCR switching</b> (pin 13)			
Input current for fast time constant phase detector $\varphi_1$ , with mute function active	$I_{13}$	typ.	0,6 mA 0,4 to 0,8 mA
<b>Flyback input pulse</b> (pin 12)			
Switching level	$V_{12-9}$	typ.	1 V
Input current	$I_{12}$		0,2 to 4 mA
Input pulse amplitude (peak-to-peak value)	$V_{12-9(p-p)}$	<	12 V
Input resistance	$R_{12-9}$	typ.	2,7 k $\Omega$
Delay time of sync pulse (measured in $\varphi_1$ ) to flyback at switching level; $t_{f1} = 12$ $\mu$ s (see also note 2 and Fig. 4)	$t_0$	typ.	1,3 $\mu$ s

**Duration of vertical blanking pulse (pin 12)**

Required input current (negative)		typ.	0,2 mA
for 50 Hz application; 21 lines blanking	-I <sub>12</sub>	>0,15 to <	0,3 mA
for 60 Hz application; 17 lines blanking	-I <sub>12</sub>	<	0,1 mA
Maximum allowed input current	-I <sub>12</sub>	<	0,4 mA

**Vertical sawtooth generator (pin 3)**

Vertical frequency (no sync)	f <sub>s</sub>	typ.	46 Hz
Frequency spread (C <sub>osc</sub> = 680 nF; R <sub>osc</sub> = 180 kΩ; at + 26 V)	Δf <sub>s</sub>	<	4 %
Synchronization range		typ.	22 %
Input current at V <sub>3.9</sub> = 6 V	I <sub>3</sub>	<	2 μA
Frequency shift for V <sub>p</sub> = 10 to 13 V	Δf <sub>s</sub>	<	0,2 %
Temperature coefficient	TC	typ.	1 · 10 <sup>-4</sup> K <sup>-1</sup>

**Comparator (pin 2)**

Input voltage; d.c. level	V <sub>2.9</sub>	typ.	4,4 V 4,0 to 4,8 V
a.c. level (peak-to-peak value)	V <sub>2.9(p-p)</sub>	typ.	1,6 V
Input current at V <sub>2.9</sub> = 6 V	I <sub>2</sub>	<	2 μA
Sawtooth internal pre-correction (parabolic convex)		typ.	3 %

**Vertical output stage; emitter follower (pin 1)**

Output voltage at I <sub>1</sub> = 10 mA	V <sub>1.9</sub>	typ.	3,6 V 3,2 to 5 V
Output current	I <sub>1</sub>	<	20 mA

**Vertical guard circuit**

Activating voltage levels (vertical blanking level is 2,5 V)

switching level low	V <sub>2.9</sub>	typ.	3 V 2,7 to 3,3 V
switching level high	V <sub>2.9</sub>	typ.	5,7 V 5,3 to 6,1 V

**Notes to characteristics**

- Up to 1 V peak-to-peak the slicing level is constant; at amplitudes exceeding 1 V peak-to-peak the slicing level will increase.
- t<sub>d</sub> = delay between negative transient of horizontal output pulse and the rising edge of the flyback pulse.  
t<sub>o</sub> = delay between the rising edge of the flyback pulse and the start of the current in φ<sub>1</sub> (pin 8).
- The duration of the flyback pulse is measured at the input switching level, which is about 1 V (t<sub>ff</sub>).
- Depends on d.c. level at pin 5; value given applicable for V<sub>5.9</sub> ≈ 5 V.




Fig. 3 Voltage levels at pin 18 ( $V_{18-g}$ ).

### APPLICATION INFORMATION

The TDA2577A generates the signal for driving the horizontal deflection output circuit. It also contains a synchronized vertical sawtooth generator for direct drive of the vertical deflection output stage.

The horizontal oscillator and output stage can start operating on a very low supply current ( $I_{16} \geq 4 \text{ mA}$ ), which can be taken directly from the mains rectifier. Therefore, it is possible to derive the main supply (pin 10) from the horizontal deflection output stage. The duty factor of the horizontal output signal is about 65% during the starting-up procedure. After starting-up, the second phase detector ( $\varphi_2$ ) is activated to control the timing of the negative-going edge of the horizontal output signal.

A bandgap reference voltage (6,5 V) is provided for supply and reference of the vertical oscillator and comparator stage.

The slicing level of the horizontal sync separator is independent of the amplitude of the sync pulse at the input. The resistor between pins 6 and 7 determines its value. A 4,7 k $\Omega$  resistor gives a slicing level at the middle of the sync pulse. The nominal top sync level at the input is 3,1 V. The amplitude selective noise inverter is activated at a level of 0,7 V.

Good stability is obtained by means of the two control loops. In the first loop, the phase of the horizontal sync signal is compared with a waveform of which the rising edge refers to the top of the horizontal oscillator signal. In the second loop, the phase of the flyback pulse is compared with another reference waveform, the timing of which is such that the top of the flyback pulse is situated symmetrically on the horizontal blanking interval of the video signal. Therefore the first loop can be designed for a good noise immunity, whereas the second loop can be as fast as desired for compensation of switch-off delays in the horizontal output stage.

The first phase detector is gated with a pulse derived from the horizontal oscillator signal. This gating (slow time constant) is switched off during catching. Also, the output current of the phase detector is increased fivefold, during the catching time and VCR conditions (fast time constant). The first phase detector is inhibited during the retrace time of the vertical oscillator.

The in-sync, out-of-sync or no video condition is detected by the video transmitter identification/coincidence detector circuit (pin 18). The voltage on pin 18 defines the time constant and gating of the first phase detector. The relationship between this voltage and the various switching levels is shown in Fig. 3. The complete survey of the switching actions is given in Table 1.



## APPLICATION INFORMATION (continued)

Table 1 Switching levels at pin 18.

voltage at pin 18	first phase detector $\varphi_1$				mute output at pin 13		receiving conditions
	time constant		gating		on	off	
	slow	fast	on	off			
7,5 V	X		X			X	video signal detected
7,5 to 3,5 V	X		X			X	video signal detected
3,5 to 1,2 V		X		X		X	video signal detected
1,2 to 0,1 V	X		X		X		noise only
0,1 to 1,7 V	X	*	X	*	X		new video signal detected
1,7 to 5,0 V		X		X		X	horizontal oscillator locked VCR playback with mute function
5,0 to 7,5 V	X		X			X	horizontal oscillator locked
8,7 V		X		X		X	VCR playback without mute function

Where: \* = 3 vertical periods.

The stability of displayed video information (e.g. channel number), during noise only conditions, is improved by the first phase detector time constant being set to slow.

The average voltage level of the video input on pin 5 during noise only conditions should not exceed 5,5 V otherwise the time constant switch may be set to fast due to the average voltage level on pin 18 dropping below 0,1 V. When the voltage on pin 18 drops below 100 mV a counter is activated which sets the time constant switch to fast, and not gated for 3 vertical periods. This condition occurs when a new video signal is present at pin 5. When the horizontal oscillator is locked the voltage on pin 18 increases. Nominally a level of 5 V is reached within 15 ms (1 vertical period). The mute switching level of 1,2 V is reached within 5 ms ( $C_{18} = 47$  nF). If the video transmitter identification circuit is required to operate under VCR playback conditions the first phase detector can be set to fast by connecting a resistor of 180 k $\Omega$  between pin 18 and ground. Also a current of 0,6 mA into pin 13 sets the first phase detector to fast without affecting the mute output function (active HIGH with no video signal detected). For VCR playback without mute function, the first phase detector can be set to fast by connecting a resistor of 1 k $\Omega$  to the supply (pin 10).

The supply for the horizontal oscillator (pin 15) and horizontal output stage (pin 11) is derived from the voltage at pin 16 during the start condition. The horizontal output signal starts at a nominal supply current into pin 16 of 3,5 mA, which will result in a supply voltage of about 5,5 V (for guaranteed operation of all devices  $I_{16} > 4$  mA). It is possible that the main supply voltage at pin 10 is 0 V during starting, so the main supply of the IC can be taken from the horizontal deflection output stage. The start of the other IC functions depends on the value of the main supply voltage at pin 10. At 5,5 V all IC functions start operating except the second phase detector (oscillator to flyback pulse). The output voltage of the second phase detector at pin 14 is clamped by means of an internally loaded n-p-n emitter follower. This ensures that the duty factor of the horizontal output signal (pin 11) remains at about 65%. The second phase detector will close if the supply voltage at pin 10 reaches 8,8 V. At this value the supply current for the horizontal oscillator and output stage is delivered by pin 10, which also causes the voltage at pin 16 to change to a stabilized 8,7 V. This change switches off the n-p-n emitter follower at pin 14 and activates the second phase detector. The supply voltage for the horizontal oscillator will, however, still be referred to the stabilized voltage at pin 16, and the duty factor of the output signal at pin 12 is at the value required by the delay at the horizontal deflection stage. Thus switch-off delays

in the horizontal output stage are compensated. When no horizontal flyback signal is detected the duty factor of the horizontal output signal is 50%.

Horizontal picture shift is possible by externally charging or discharging the 47 nF capacitor connected to pin 14.

The IC also contains a synchronized vertical oscillator/sawtooth generator. The oscillator signal is connected to the internal comparator (the other side of which is connected to pin 2), via an inverter and amplitude divider stage. The output of the comparator drives an emitter-follower output stage at pin 1. For a linear sawtooth in the oscillator, the load resistor at pin 3 should be connected to a voltage source of 26 V or higher. The sawtooth amplitude is not influenced by the main supply at pin 10. The feedback signal is applied to pin 2 and compared to the sawtooth signal at pin 3. For an economical feedback circuit with less picture bounce the sawtooth signal is internally precorrected by 3% (convex) referred to pin 2. The linearity of the vertical deflection current depends upon the oscillator signal at pin 3 and the feedback signal at pin 2.

Synchronization of the vertical oscillator is inhibited when the mute output is present at pin 13.

To minimize the influence of the horizontal part on the vertical part a 6,5 V bandgap reference source is provided for supply and reference of the vertical oscillator and comparator.

The sandcastle pulse, generated at pin 17, has three different voltage levels. The highest level (11 V) can be used for burst gating and black level clamping. The second level (4,6 V) is obtained from the horizontal flyback pulse at pin 12 and used for horizontal blanking. The third level (2,5 V) is used for vertical blanking and is derived by counting the horizontal frequency pulses. For 50 Hz the blanking pulse duration is 21 lines and for 60 Hz it is 17 lines. The blanking pulse duration is set by the negative voltage value of the horizontal flyback pulse at pin 12.

The IC also incorporates a vertical guard circuit, which monitors the vertical feedback signal at pin 2. If this level is below 3 V or higher than 5,8 V, the guard circuit will insert a continuous level of 2,5 V into the sandcastle output signal. This will result in complete blanking of the screen if the sandcastle pulse is used for blanking in the TV set.

APPLICATION INFORMATION (continued)




Fig. 4 Timing diagram of the TDA2577A.




Fig. 5 Typical application circuit diagram; for combination of the TDA2577A with the TDA3651 see Fig. 7.




Fig. 6 Circuit configuration at pin 14 for phase adjustment.

APPLICATION INFORMATION (continued)




Fig. 7 Typical application circuit diagram of the TDA3651 (vertical output), when used in combination with the TDA2577A (90° application).



## SYNCHRONIZATION CIRCUIT WITH VERTICAL OSCILLATOR AND DRIVER STAGES

### GENERAL DESCRIPTION

The TDA2578A separates the vertical and horizontal sync pulses from the composite TV video signal and uses them to synchronize horizontal and vertical oscillators.

### Features

- Horizontal sync separator and noise inverter
- Horizontal oscillator
- Horizontal output stage
- Horizontal phase detector (sync to oscillator)
- Time constant switch for phase detector (fast time constant during catching)
- Slow time constant for noise only conditions
- Time constant externally switchable (e.g. fast for VCR)
- Inhibit of horizontal phase detector and video transmitter identification circuit during vertical oscillator flyback
- Second phase detector ( $\varphi_2$ ) for storage compensation of horizontal deflection stage
- Sandcastle pulse generator (3-levels)
- Video transmitter identification circuit
- Stabilizer and supply circuit for starting the horizontal oscillator and output stage directly from the mains rectifier
- Duty factor of horizontal output pulse is 50% when flyback pulse is absent
- Vertical sync separator
- Bandgap 6,5 V reference voltage for vertical oscillator and comparator
- Synchronized vertical oscillator/sawtooth generator (synchronization inhibited when no video transmitter is detected)
- Internal circuit for 6% parabolic pre-correction of the oscillator/sawtooth generator. Comparator supplied with pre-corrected sawtooth and external feedback input
- Vertical driver stage
- Vertical blanking pulse generator
- 50/60 Hz detector
- 50/60 Hz identification output
- Automatic amplitude adjustment for 60 Hz
- Automatic adjustment of blanking pulse duration (50 Hz: 21 lines; 60 Hz: 17 lines)
- Vertical guard circuit

### QUICK REFERENCE DATA

#### Supply

Minimum current required to start horizontal oscillator and output stage (pin 16)	$I_{16}$	>	4 mA
Main supply voltage (pin 10)	$V_P = V_{10-9}$	typ.	12 V
Supply current	$I_P = I_{10}$	typ.	55 mA

#### Input signals


Sync pulse input voltage (peak-to-peak value; negative-going)	$V_{5-9(p-p)}$		0,15 to 1 V
---	----------------	--	-------------

#### Output signals

Horizontal output pulse (open collector) at $I_{11} = 40$ mA	$V_{11-9}$	<	0,5 V
Vertical output pulse (emitter-follower) at $I_1 = 10$ mA	$V_{1-9}$	>	4 V

### PACKAGE OUTLINE

18-lead DIL; plastic (SOT-102HE).



7286904

Fig. 1 Block diagram.



Synchronization circuit  
with vertical oscillator and driver stages

TDA2578A




Fig. 2 TDA2578A circuit diagram.

## RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Start current (pin 16)	$I_{16}$	max.	8 mA
Supply voltage (pin 10)	$V_P = V_{10-9}$	max.	13,2 V
Total power dissipation	$P_{tot}$	max.	1,1 W
Storage temperature range	$T_{stg}$		-55 to + 150 °C
Operating ambient temperature range	$T_{amb}$		-25 to + 65 °C

## THERMAL RESISTANCE

From junction to ambient in free air	$R_{th\ j-a}$	typ.	50 K/W
--------------------------------------	---------------	------	--------

## CHARACTERISTICS

$I_{16} = 5\text{ mA}$ ;  $V_P = 12\text{ V}$ ;  $T_{amb} = 25\text{ °C}$ ; unless otherwise specified

### Supply

Supply current at pin 16	$I_{16}$		4 to 8 mA
Stabilized supply voltage (pin 16)	$V_{16-9}$	typ.	8,7 V
			8,0 to 9,5 V
Supply current (pin 10)	$I_{10}$	typ.	55 mA
		<	70 mA
Supply voltage (pin 10)	$V_P = V_{10-9}$	typ.	12 V
			10 to 13,2 V

### Video input (pin 5)

Top-sync level	$V_{5-9}$	typ.	3,1 V
			1,5 to 3,75 V
Sync pulse amplitude (peak-to-peak value) (note 1)	$V_{5-9(p-p)}$	typ.	0,6 V
			0,15 to 1 V
Slicing level		typ.	50 %
			35 to 65 %
Delay between video input and detector output	$t_1$	typ.	0,35 $\mu$ s

### Noise gate (pin 5)

Switching level	$V_{5-9}$	typ.	0,7 V
		<	1 V

### First control loop (sync to oscillator; pin 8)

Holding range	$\Delta f$	typ.	$\pm 800\text{ Hz}$
Catching range	$\Delta f$	typ.	$\pm 800\text{ Hz}$
			$\pm 600\text{ to }1100\text{ Hz}$

Control sensitivity video with respect to oscillator, burst key and flyback pulse

for slow time constant		typ.	1 kHz/ $\mu$ s
for fast time constant		typ.	2,75 kHz/ $\mu$ s

**Second control loop** (horizontal output to flyback; pin 14)

Control sensitivity; static (see note 2)	$\Delta t_d / \Delta t_o$	typ.	400 $\mu s / \mu s$
Control range	$t_d$		1 to 45 $\mu s$
Controlled edge			positive

**Phase adjustment** (via 2nd control loop; pin 14)

Control sensitivity		typ.	25 $\mu A / \mu s$
Maximum permissible control current	$\pm I_{14}$	<	50 $\mu A$

**Horizontal oscillator** (pin 15)

Frequency (no sync)	$f_{osc}$	typ.	15 625 Hz
Frequency spread ( $C_{osc} = 2,7$ nF; $R_{osc} = 33$ k $\Omega$ ; no sync)	$\Delta f_{osc}$	<	4 %
Frequency deviation between starting point of output signal and stabilized condition	$\Delta f_{osc}$	typ. <	6 % 8 %
Temperature coefficient	TC	typ.	$1 \cdot 10^{-4} K^{-1}$

**Horizontal output** (pin 11)

Output voltage; high level	$V_{11-9}$	<	13,2 V
Voltage at which protection starts	$V_{11-9}$		13 to 15,8 V
Output voltage; low level start condition at $I_{11} = 10$ mA	$V_{11-9}$	typ. <	0,3 V 0,5 V
normal condition at $I_{11} = 40$ mA	$V_{11-9}$	typ. <	0,3 V 0,5 V
Duty factor of output signal during starting (no phase shift) $I_{16} = 4$ mA (voltage at pin 11 low)	$\delta$	typ.	65 %
Duty factor of output signal without flyback pulse	$\delta$	typ.	50 % 45 to 55 %
Controlled edge			positive
Duration of output pulse (see Fig. 4)			$t_d$ + horizontal flyback pulse

**Sandcastle output pulse** (pin 17)

Output voltage during: burst key	$V_{17-9}$	>	10 V
horizontal blanking	$V_{17-9}$	typ.	4,6 V 4,2 to 5 V
vertical blanking	$V_{17-9}$	typ.	2,5 V 2 to 3 V
Pulse duration burst key	$t_p$	typ.	4 $\mu s$ 3,6 to 4,4 $\mu s$
horizontal blanking			flyback pulse (see note 3)
vertical blanking at 50 Hz			21 lines
at 60 Hz			17 lines

**CHARACTERISTICS** (continued)

Delay between the start of the sync at the video input and the rising edge of the burst key pulse  $t_2$  typ. 4,9  $\mu$ s  
4,5 to 5,3  $\mu$ s

**Coincidence detector; video transmitter identification circuit; time constant switches** (pin 18); see also Fig. 3

Detector output current  $\pm I_{18}$  typ. 300  $\mu$ A  
 Voltage during noise (note 4)  $V_{18-9}$  typ. 0,3 V  
 Voltage level for in-sync condition  $V_{18-9}$  typ. 7,5 V  
 Switching level slow to fast  $V_{18-9}$  typ. 3,5 V  
3,2 to 3,8 V  
 Switching level mute function active;  $\varphi_1$  fast to slow  $V_{18-9}$  typ. 1,2 V  
1,0 to 1,4 V  
 vertical period counter 3 periods fast  $V_{18-9}$  typ. 0,12 V  
0,08 to 0,16 V  
 Switching level slow to fast (locking) mute function inactive  $V_{18-9}$  typ. 1,7 V  
1,5 to 1,9 V  
 Switching level fast to slow (locking)  $V_{18-9}$  typ. 5,0 V  
4,7 to 5,3 V  
 Switching level for VCR (fast time constant) without mute function  $V_{18-9}$  typ. 8,6 V  
8,2 to 9,0 V

**Video transmitter identification output** (pin 13)

Output voltage active (no sync) at  $I_{13} = 1$  mA  $V_{13-9}$  < 0,5 V  
typ. 0,3 V  
 Sink current active (no sync)  $I_{13}$   $\leq$  5 mA  
 Output current inactive (sync: 50 Hz)  $I_{13}$  < 1  $\mu$ A

**50/60 Hz identification** (pin 13)

$R_{13} = 15$  k $\Omega$  to +12 V (note 5)  
 at  $f = 50$  Hz (in sync condition)  $V_{13-9}$  typ.  $V_{10-9}$  V  
 at  $f = 60$  Hz (in sync condition)  $V_{13-9}$  typ. 7,6 V  
7,2 to 8 V

**Flyback input pulse** (pin 12)

Switching level  $V_{12-9}$  typ. 1 V  
 Input current  $I_{12}$  0,2 to 4 mA  
 Input pulse amplitude (peak-to-peak value)  $V_{12-9(p-p)}$  < 12 V  
 Input resistance  $R_{12-9}$  typ. 2,7 k $\Omega$   
 Delay time of sync pulse (measured in  $\varphi_1$ ) to flyback at switching level;  $t_{f1} = 12$   $\mu$ s (see also note 2 and Fig. 4)  $t_o$  typ. 1,3  $\mu$ s

**Synchronization circuit  
with vertical oscillator and driver stages**

**Vertical sawtooth generator (pin 3)**

Vertical frequency (no sync)	$f_s$	typ.	46 Hz
Frequency spread ( $C_{osc} = 680$ nF; $R_{osc} = 180$ k $\Omega$ ; at +26 V)	$\Delta f_s$	<	4 %
Synchronization range (note 6)		typ.	33 %
Input current at $V_{3-g} = 6$ V	$I_3$	<	3 $\mu$ A
Frequency shift for $V_P = 10$ to 13 V	$\Delta f_s$	<	0,2 %
Temperature coefficient	TC	typ.	$1 \cdot 10^{-4}$ K <sup>-1</sup>

**Comparator (pin 2)**

Input voltage; d.c. level	$V_{2-9}$	typ.	4,4 V 4,0 to 4,8 V
a.c. level (peak-to-peak value)	$V_{2-9(p-p)}$	typ.	0,8 V
Input current at $V_{2-g} = 6$ V	$I_2$	<	2 $\mu$ A
Sawtooth internal pre-correction (parabolic convex)		typ.	6 %

**Vertical output stage; emitter follower (pin 1)**

Output voltage at $I_1 = 10$ mA	$V_{1-9}$	typ.	V 3,2 to 5 V
Output current	$I_1$	<	20 mA

**Vertical guard circuit**

Activating voltage levels (vertical blanking level is 2,5 V) switching level low	$V_{2-9}$	typ.	3,35 V 3,0 to 3,7 V
switching level high	$V_{2-9}$	typ.	5,15 V 4,75 to 5,55 V

**Notes to characteristics**

- Up to 1 V peak-to-peak the slicing level is constant; at amplitudes exceeding 1 V peak-to-peak the slicing level will increase.
- $t_d$  = delay between positive transient of horizontal output pulse and the rising edge of the flyback pulse.  
 $t_o$  = delay between the rising edge of the flyback pulse and the start of the current in  $\varphi_1$  (pin 8).
- The duration of the flyback pulse is measured at the input switching level, which is about 1 V ( $t_{f1}$ ).
- Depends on d.c. level at pin 5; value given applicable for  $V_{5-g} \approx 5$  V.
- For 60 Hz a p-n-p emitter clamp is activated.
- When  $f_o = 46$  Hz the 50/60 Hz detector switches over to 60 Hz; video input signal at pin 5  $\approx 55$  Hz.




Fig. 3 Voltage levels at pin 18 (V<sub>18-9</sub>).

### APPLICATION INFORMATION

The TDA2578A generates the signal for driving the horizontal deflection output circuit. It also contains a synchronized vertical sawtooth generator for direct drive of the vertical deflection output stage.

The horizontal oscillator and output stage can start operating on a very low supply current ( $I_{16} \geq 4 \text{ mA}$ ), which can be taken directly from the mains rectifier. Therefore, it is possible to derive the main supply (pin 10) from the horizontal deflection output stage. The duty factor of the horizontal output signal is about 65% during the starting-up procedure. After starting-up, the second phase detector ( $\varphi_2$ ) is activated to control the timing of the positive-going edge of the horizontal output signal.

A bandgap reference voltage (6,5 V) is provided for supply and reference of the vertical oscillator and comparator stage.

The slicing level of the horizontal sync separator is independent of the amplitude of the sync pulse at the input. The resistor between pins 6 and 7 determines its value. A 4,7 k $\Omega$  resistor gives a slicing level at the middle of the sync pulse. The nominal top sync level at the input is 3,1 V. The amplitude selective noise inverter is activated at a level of 0,7 V.

Good stability is obtained by means of the two control loops. In the first loop, the phase of the horizontal sync signal is compared with a waveform of which the rising edge refers to the top of the horizontal oscillator signal. In the second loop, the phase of the flyback pulse is compared with another reference waveform, the timing of which is such that the top of the flyback pulse is situated symmetrically on the horizontal blanking interval of the video signal. Therefore the first loop can be designed for a good noise immunity, whereas the second loop can be as fast as desired for compensation of switch-off delays in the horizontal output stage.

The first phase detector is gated with a pulse derived from the horizontal oscillator signal. This gating (slow time constant) is switched off during catching. Also, the output current of the phase detector is increased fivefold, during the catching time and VCR conditions (fast time constant). The first phase detector is inhibited during the retrace time of the vertical oscillator.

The in-sync, out-of-sync or no video condition is detected by the video transmitter identification/coincidence detector circuit (pin 18). The voltage on pin 18 defines the time constant and gating of the first phase detector. The relationship between this voltage and the various switching levels is shown in Fig. 3. The complete survey of the switching actions is given in Table 1.

Table 1 Switching levels at pin 18.

voltage at pin 18	first phase detector $\varphi_1$				mute output at pin 13		receiving conditions
	time constant		gating		on	off	
	slow	fast	on	off			
7,5 V	X		X			X	video signal detected
7,5 to 3,5 V	X		X			X	video signal detected
3,5 to 1,2 V		X		X		X	video signal detected
1,2 to 0,1 V	X		X		X		noise only
0,1 to 1,7 V	X	*	X	*	X		new video signal detected
1,7 to 5,0 V		X		X		X	horizontal oscillator locked VCR playback with mute function
5,0 to 7,5 V	X		X			X	horizontal oscillator locked
8,7 V		X		X		X	VCR playback without mute function

Where: \* = 3 vertical periods.

**APPLICATION INFORMATION** (continued)

The stability of displayed video information (e.g. channel number), during noise only conditions, is improved by the first phase detector time constant being set to slow.

The average voltage level of the video input on pin 5 during noise only conditions should not exceed 5,5 V otherwise the time constant switch may be set to fast due to the average voltage level on pin 18 dropping below 0,1 V. When the voltage on pin 18 drops below 100 mV a counter is activated which sets the time constant switch to fast, and not gated for 3 vertical periods. This condition occurs when a new video signal is present at pin 5. When the horizontal oscillator is locked the voltage on pin 18 increases. Nominally a level of 5 V is reached within 15 ms (1 vertical period). The mute switching level of 1,2 V is reached within 5 ms ( $C_{18} = 47 \text{ nF}$ ). If the video transmitter identification circuit is required to operate under VCR playback conditions the first phase detector can be set to fast by connecting a resistor of 180 k $\Omega$  between pin 18 and ground (see Fig. 7).

The supply for the horizontal oscillator (pin 15) and horizontal output stage (pin 11) is derived from the voltage at pin 16 during the start condition. The horizontal output signal starts at a nominal supply current into pin 16 of 3,6 mA, which will result in a supply voltage of about 5,5 V (for guaranteed operation of all devices  $I_{16} > 4 \text{ mA}$ ). It is possible that the main supply voltage at pin 10 is 0 V during starting, so the main supply of the IC can be taken from the horizontal deflection output stage. The start of the other IC functions depends on the value of the main supply voltage at pin 10. At 5,5 V all IC functions start operating except the second phase detector (oscillator to flyback pulse). The output voltage of the second phase detector at pin 14 is clamped by means of an internally loaded n-p-n emitter follower. This ensures that the duty factor of the horizontal output signal (pin 11) remains at about 65%. The second phase detector will close if the supply voltage at pin 10 reaches 8,8 V. At this value the supply current for the horizontal oscillator and output stage is delivered by pin 10, which also causes the voltage at pin 16 to change to a stabilized 8,7 V. This change switches off the n-p-n emitter follower at pin 14 and activates the second phase detector. The supply voltage for the horizontal oscillator will, however, still be referred to the stabilized voltage at pin 16, and the duty factor of the output signal at pin 12 is at the value required by the delay at the horizontal deflection stage. Thus switch-off delays in the horizontal output stage are compensated. When no horizontal flyback signal is detected the duty factor of the horizontal output signal is 50%.

Horizontal picture shift is possible by externally charging or discharging the 47 nF capacitor connected to pin 14.

The IC also contains a synchronized vertical oscillator/sawtooth generator. The oscillator signal is connected to the internal comparator (the other side of which is connected to pin 2), via an inverter and amplitude divider stage. The output of the comparator drives an emitter-follower output stage at pin 1. For a linear sawtooth in the oscillator, the load resistor at pin 3 should be connected to a voltage source of 26 V or higher. The sawtooth amplitude is not influenced by the main supply at pin 10. The feedback signal is applied to pin 2 and compared to the sawtooth signal at pin 3. For an economical feedback circuit with less picture bounce the sawtooth signal is internally pre-corrected by 6% (convex) referred to pin 2. The linearity of the vertical deflection current depends upon the oscillator signal at pin 3 and the feedback signal at pin 2.

Synchronization of the vertical oscillator is inhibited when the mute output is present at pin 13.

To minimize the influence of the horizontal part on the vertical part a 6,7 V bandgap reference source is provided for supply and reference of the vertical oscillator and comparator.

The sandcastle pulse, generated at pin 17, has three different voltage levels. The highest level (11 V) can be used for burst gating and black level clamping. The second level (4,6 V) is obtained from the horizontal flyback pulse at pin 12 and used for horizontal blanking. The third level (2,5 V) is used for vertical blanking and is derived by counting the horizontal frequency pulses. For 50 Hz the blanking pulse duration is 21 lines and for 60 Hz it is 17 lines. The blanking pulse duration and sawtooth amplitude is automatically adjusted via the 50/60 Hz detector.



The IC also incorporates a vertical guard circuit, which monitors the vertical feedback signal at pin 2. If this level is below 3,35 V or higher than 5,15 V, the guard circuit will insert a continuous level of 2,5 V into the sandcastle output signal. This will result in complete blanking of the screen if the sandcastle pulse is used for blanking in the TV set.





Fig. 4 Timing diagram of the TDA2578A.

APPLICATION INFORMATION (continued)



(1)  $\geq 26$  V for linear scan.

Fig. 5 Typical application circuit diagram; for application of the TDA2578A with the TDA3651 see Fig. 8.




Fig. 6 Circuit configuration at pin 14 for phase adjustment.





Fig. 7 Circuit configuration at pin 18 for VCR mode.

1 kΩ resistor between pin 18 and +12 V:  
without mute function.  
180 kΩ between pin 18 and ground:  
with mute function.



7Z86902

Fig. 8 Typical application circuit diagram of the TDA3651 (vertical output), when used in combination with the TDA2578A, (90° application).



# DEVELOPMENT DATA

This data sheet contains advance information and specifications are subject to change without notice.

TDA2579

## SYNCHRONIZATION CIRCUIT

### GENERAL DESCRIPTION

The TDA2579 generates and synchronizes horizontal and vertical signals. The device has a 3 level sandcastle output; a transmitter identification signal and also 50/60 Hz identification.

### Features

- Horizontal phase detector, (sync to osc), sync separator and noise inverter
- Triple current source in the phase detector with automatic selection
- Inhibit of horizontal phase detector and video transmitter identification
- Second phase detector for storage compensation of the horizontal output stage
- Stabilized direct starting of the horizontal oscillator and output stage
- Horizontal output pulse with constant duty cycle value of 29  $\mu$ s
- Duty factor of the horizontal output pulse is 50% when horizontal flyback pulse is absent
- Internal vertical sync separator, and two integration selection times
- Divider system with three different reset enable windows
- Synchronization is set to 628 divider ratio when no vertical sync pulses and no video transmitter is identified
- Vertical comparator with a low d.c. feedback signal
- 50/60 Hz identification output combined with mute function
- Automatic amplitude adjustment for 50 and 60 Hz and blanking pulse duration

### QUICK REFERENCE DATA

Supply			
Minimum required current for starting horizontal oscillator and output stage	I <sub>16</sub>		6,5 mA
Main supply voltage	V <sub>10</sub>	typ.	12 V
Supply current	I <sub>10</sub>	typ.	68 mA
Input signals			
Sync. pulse input amplitude	V <sub>5-9</sub> (p-p)		0,1 to 1 V
Horizontal flyback pulse input current	I <sub>12</sub>	typ.	+1 mA
Vertical comparator input signal			
Voltage a.c.	V <sub>2</sub> (p-p)	typ.	0,8 V
Voltage d.c.	V <sub>2</sub>	typ.	1 V
Output signals			
Horizontal output (open collector)			
I <sub>11</sub> = 25 mA	V <sub>11-9</sub>	<	0,5 V
Vertical output stage driver (emitter follower) I <sub>1</sub> = 1,5 mA	V <sub>1-9</sub>	>	5 V
Sandcastle output levels			
V <sub>17</sub> burstkey	V <sub>17-9</sub>	>	10 V
Horizontal blanking	V <sub>17-9</sub>	typ.	4,5 V
Vertical blanking	V <sub>17-9</sub>	typ.	2,5 V
Video transmitter identification output stage (open collector loaded with external resistor to positive supply)	V <sub>13-9</sub>	<	0,5 V
No sync. pulse present	I <sub>13</sub>	>	5 mA
Sync. pulse present			
Divider ratio > 576	V <sub>13-9</sub>		V <sub>10-9</sub> V
Divider ratio < 576	V <sub>13-9</sub>	typ.	7,65 V

### PACKAGE OUTLINE

18-lead dual in line; plastic (SOT-102 HE).




Fig. 1 Block diagram.

## FUNCTIONAL DESCRIPTION

### Vertical part (pins 1,2,3,4)

The IC embodies a synchronized divider system for generating the vertical sawtooth at pin 3. The divider system has an internal frequency doubling circuit, so the horizontal oscillator is working at its normal line frequency and one line period equals 2 clock pulses. Due to the divider system no vertical frequency adjustment is needed. The divider has a discriminator window for automatically switching over from the 60 Hz to 50 Hz system. The divider system operates with 3 different divider reset windows for maximum interference/disturbance protection.

The windows are activated via an up/down counter. The counter increases its counter value by 1 for each time the separated vertical sync. pulse is within the searched window. The count is reduced by 1 when the vertical sync. pulse is not present.

### Large (search) window: divider ratio between 488 and 722

This mode is valid for the following conditions:

1. Divider is looking for a new transmitter.
2. Divider ratio found, not within the narrow window limits.
3. Non standard TV-signal condition detected while a double or enlarged vertical sync. pulse is still found after the internally generated antitop flutter pulse has ended. This means a vertical sync. pulse width larger than 8 clock pulses (50 Hz), that is, 10 clock pulses (60 Hz). In general this mode is activated for video tape recorders operating in the feature/trick mode.
4. Up/down counter value of the divider system operating in the narrow window mode drops below count 1.
5. Externally setting. This can be reached by loading pin 18 with a resistor of 180 k $\Omega$  to earth or connecting a 3,6 V diode stabistor between pin 18 and ground.

### Narrow window: divider ratio between 522-528 (60 Hz) or 622-628 (50 Hz).

The divider system switches over to this mode when the up/down counter has reached its maximum value of 12 approved vertical sync. pulses. When the divider operates in this mode and a vertical sync. pulse is missing within the window the divider is reset at the end of the window and the counter value is lowered by 1. At a counter value below count 1 the divider system switches over to the large window mode.

### Standard TV-norm

When the up/down counter has reached its maximum value of 12 in the narrow window mode, the information applied to the up/down counter is changed such that the standard divider ratio value is tested. When the counter has reached a value of 14 the divider system is changed over to the standard divider ratio mode. In this mode the divider is always reset at the standard value even if the vertical sync. pulse is missing. A missed vertical sync. pulse lowers the counter value by 1. When the counter reaches the value of 10 the divider system is switched over to the large window mode. The standard TV-norm condition gives maximum protection for video recorders playing tapes with anti-copy guards.

### No-TV-transmitter found: (pin 18 < 1,2 V)

In this condition, only noise is present, the divider is reset to count 628. In this way a stable picture display at normal height is achieved.

### Video tape recorders in feature mode

It should be noted that some VTR's operating in the feature modes, such as picture search, generate such distorted pictures that the no-TV-transmitter detection circuit can be activated as pin V<sub>18</sub> drops below 1,2 V. This would imply a following picture (condition d). In general VTR-machines use a re-inserted vertical sync. pulse in the feature mode. Therefore the divider system has been made such that the automatic reset of the divider at count 628 when V<sub>18</sub> is below 1,2 V is inhibited when a vertical sync. pulse is detected.

The divider system also generates the anti-top flutter pulse which inhibits the phase 1 detector during the vertical sync. pulse. The width of this pulse depends on the divider mode. For the divider mode a the start is generated at the reset of the divider. In mode b and c the anti-top flutter pulse starts at the beginning of the first equalizing pulse. The anti-top flutter pulse ends at count 8 for 50 Hz and count 10 for 60 Hz. The vertical blanking pulse is also generated via the divider system. The start is at the reset of the divider while the blanking pulse ends at count 34 (17 lines) for 60 Hz, and at count 42 (21 lines) for 50 Hz systems. The vertical blanking pulse generated at the sandcastle output pin 17 is made by adding the anti-top flutter pulse and the blanking pulse. In this way the vertical blanking pulse starts at the beginning of the first equalizing pulse when the divider operates in the b or c mode. For generating a vertical linear sawtooth voltage a capacitor should be connected to pin 3. The recommended value is 150 nF to 330 nF. See Fig. 1.

The capacitor is charged via an internal current source starting at the reset of the divider system. The voltage on the capacitor is monitored by a comparator which is activated also at reset. When the capacitor has reached a voltage value of 5,5 V for the 50 Hz system or 4,7 V for the 60 Hz system the voltage is kept constant until the charging period ends. The charge period width is 26 clock pulses. At clock pulse 26 the comparator is switched off and the capacitor is discharged by an npn transistor current source, the value of which can be set by an external resistor between pin 4 and ground (pin 9). Pin 4 is connected to an pnp transistor current source which determines the current of the npn current source. The pnp current source on pin 4 is connected to an internal zener diode reference voltage which has a typical voltage of  $\approx 7,1$  volts. The recommended operating current range is 10 to 50  $\mu$ A. The resistance at pin R<sub>4</sub> should be 140 to 700 k $\Omega$ . By using a double current mirror concept the vertical sawtooth pre-correction can be set on the desired value by means of external components between pin 4 and pin 3, or by connecting the pin 4 resistor to the vertical current measuring resistor of the vertical output stage. The vertical amplitude is set by the current of pin 4. The vertical feedback voltage of the output stage has to be applied to pin 2. For the normal amplitude adjustment the values are d.c. = 1 V and a.c. = 0,8 V. Due to the automatic system adaption both values are valid for 50 Hz and 60 Hz.

The low d.c.-voltage value improves the picture bounce behaviour as less parabola compensation is necessary. Even a fully d.c.-coupled feedback circuit is possible.

### Vertical guard

The IC also contains a vertical guard circuit. This circuit monitors the vertical feedback signal on pin 2. When the level on pin 2 is below 0,4 V or higher than 1,9 V the guard circuit inserts a continuous level of 2,5 V in the sandcastle output signal of pin 17. This results in the blanking of the picture displayed, thus preventing a burnt-in horizontal line. The guard levels specified refer to the zener diode reference voltage source level.

### Driver output

The driver output is at pin 1, it can deliver a drive current of 1,5 mA at 5 V output. The internal impedance is about 150  $\Omega$ . The output pin is also connected to an internal current source with a sinking current of 0,25 mA.



**Sync. separator, phase detector and TV-station identification** (pins 5,6,7,8, and 18)

The video input signal is connected to pin 5. The sync. separator is designed such that the slicing level is independent of the amplitude of the sync. pulse. The black level is measured and stored in the capacitor at pin 7. The slicing level value is stored in the capacitor at pin 6. The slicing level value can be chosen by the value of the external resistor between pins 6 and 7. The value is given by the formula:

$$P = \frac{R_s}{5,3 + R_s} \times 100 \quad (R_s \text{ value in } k\Omega)$$

Where  $R_s$  is the resistor between pins 6 and 7 and top sync. level equals 100%. The recommended resistor value is 5,6  $k\Omega$ .

**Black level detector**

A gating signal is used for the black level detector. This signal is composed of an internal horizontal reference pulse with a duty cycle of 50% and the flyback pulse at pin 12. In this way the TV-transmitter identification operates also for all d.c.-conditions at input pin 5 (no video modulation, plain carrier only).

During the frame interval the slicing level detector is inhibited by a signal which starts with the anti-top flutter pulse and ends with the reset vertical divider circuit. In this way shift of the slicing level due to the vertical sync. signal is reduced and separation of the vertical sync. pulse is improved.

**Noise inverter**

An internal noise inverter is activated when the video level at pin 5 drops below 0,7 V. The IC embodies also a built in sync. pulse noise level detection circuit. This circuit is directly connected to pin 5 and measured the noise level at the middle of the horizontal sync. pulse. When a noise level of 600 mV (p-p) is detected a counter circuit is activated. A video input signal is processed as "acceptable noise free" when 12 out of 16 sync. pulses have a noise level below 600 mV for two succeeding frame periods. The sync. pulses are processed during a 16 line width gating period generated by the divider system. The measuring circuit has a built-in noise level hysteresis of about 150 mV ( $\approx 3$  dB). When the "acceptable noise free" condition is found the phase detector of pin 8 is switched to not gated and normal time constant. When a higher sync. pulse noise level is found the phase detector is switched over to slow time constant and gated sync. pulse phase detection. At the same time the integration time of the vertical sync. pulse separator is adapted.

**Phase detector**

The phase detector circuit is connected to pin 8. This circuit consists of 3 separate phase detectors which are activated depending on the voltage of pin 18 and the state of the sync. pulse noise detection circuit.

All three phase detectors are activated during the vertical blanking period, this with the exception of the anti-top flutter pulse period, and the separated vertical sync. pulse time.

As a result, phase jumps in the video signal related to video head, take over of video recorders are quickly restored within the vertical blanking period. At the end of the blanking period the phase detector time constant is lowered by 2,5 times. In this way no need for external VTR time constant switching exists, and so all station numbers are suitable for signals from VTR, video games or home computers.

For quick locking of a new TV station starting from a noise only signal condition (normal time constant) a special circuit is incorporated. A new TV station which is not locked to the horizontal oscillator will result in a voltage drop below 0,1 V at pin 18. This will activate a frame period counter which switches the phase detector to fast for 3 frame periods.

**Horizontal oscillator**

The horizontal oscillator will now lock to the new TV-station and as a result, the voltage on pin 18 will increase to about 6,5 V. When pin 18 reaches a level of 1,8 V the mute output transistor of pin 13 is switched off and the divider is set to the large window. In general the mute signal is switched off within 5 ms (pin C<sub>18</sub> = 47 nF) after reception of a new TV-signal. When the voltage on pin 18 reaches a level of 5 V, usually within 15 ms, the frame counter is switched off and the time constant is switched from fast to normal.

If the new TV station is weak, the sync. noise detector is activated. This will result in a change over of pin 18 voltage from 7 V to ≈ 10 V. When pin 18 exceeds the level of 7,8 V the phase detector is switched to slow time constant and gated sync. pulse condition.

When desired, most conditions of the phase detector can also be set by external means in the following way:

- a. Fast time constant TV transmitter identification circuit not active, connect pin 18 to earth (pin 9).
- b. Fast time constant TV transmitter identification circuit active, connect a resistor of 180 kΩ between pin 18 and ground.

This condition can also be set by using a 3,6 V stabistor diode instead of a resistor.

- c. Slow time constant, (with exception of frame blanking period), connect pin 18 via a resistor of 10 kΩ to +12 V, pin 10. In this condition the transmitter identification circuit is not active.
- d. No switching to slow time constant desired (transmitter identification circuit active), connect a 6,8 V zener diode between pin 18 and ground.

Fig. 2 illustrates the operation of the 3 phase detector circuits.




Fig. 2 Timing diagram, phase detectors.

**Supply** (pins 9, 10 and 16)

The IC has been designed such that the horizontal oscillator and output stage can start operating by application of a very low supply current into pin 16.

The horizontal oscillator starts at a supply current of about 4,5 mA. The horizontal output stage is forced into the non-conducting stage until the supply current has a typical value of 5,5 mA. The circuit has been designed so that after starting the horizontal output function a current drop of  $\approx 1$  mA is allowed. The starting circuit gives the possibility to derive the main supply (pin 10), from the horizontal output stage. The horizontal output signal can also be used as the oscillator signal for synchronized switched mode power supplies. The maximum allowed starting current is 10 mA. The main supply should be connected to pin 10, and pin 9 should be used as ground. When the voltage on pin 10 increases from zero to its final value (typically 12 V) a part of the supply current of the starting circuit is taken from pin 10 via internal diodes, and the voltage on pin 16 will stabilize to a typical value of 8,7 V.

In stabilized condition (pin  $V_{10} > 9,5$  V) the minimum required supply current to pin 16 is  $\approx 2,5$  mA. All other IC functions are switched on via the main supply voltage on pin 10. When the voltage on pin 10 reaches a value of  $\approx 7$  V the horizontal phase detector circuit is activated and the vertical ramp on pin 3 is started. The second phase detector circuit and burst pulse circuit are started when the voltage on pin 10 reaches the stabilized voltage value of pin 16 which is typically 8,7 V.

For closing the second phase detector loop, a flyback pulse must be applied to pin 12. When no flyback pulse is detected the duty cycle of the horizontal output stage is 50%.

For remote switch-off pin 16 can be connected to ground (via an npn transistor with a series resistor of  $\approx 500 \Omega$ ) which switches off the horizontal output.

**Horizontal oscillator, horizontal output transistor, and second phase detector** (pins 11, 12, 14 and 15)

The horizontal oscillator is connected to pin 15. The frequency is set by an external RC combination between pin 15 and ground, pin 9. The open collector horizontal output stage is connected to pin 11. An internal zener diode configuration limits the open voltage of pin 11 to  $\approx 14,5$  V.

The horizontal output transistor at pin 11 is blocked until the current into pin 16 reaches a value of  $\approx 5,5$  mA.

A higher current results in a horizontal output signal at pin 11, which starts with a duty cycle of  $\approx 35\%$  HIGH.

The duty cycle is set by an internal current-source-loaded npn emitter follower stage connected to pin 14 during starting. When pin 16 changes over to voltage stabilization the npn emitter follower and current source load at pin 14 are switched off and the second phase detector circuit is activated, provided a horizontal flyback pulse is present at pin 12. When no flyback pulse is detected at pin 12 the duty cycle of the horizontal output stage is set to 50%.

The phase detector circuit at pin 14 compensates for storage time in the horizontal deflection output stage. The horizontal output pulse duration in 29  $\mu$ s HIGH for storage times between 1  $\mu$ s and 17  $\mu$ s (29  $\mu$ s flyback pulse of 12  $\mu$ s). A higher storage time increases the HIGH time. Horizontal picture shift is possible by forcing an external charge or discharge current into the capacitor of pin 14.

**Mute output and 50/60 Hz identification (pin 13)**

The collector of an npn transistor is connected to pin 13. When the voltage on pin 18 drops below 1,2 V (no TV-transmitter) the npn transistor is switched ON.

When the voltage on pin 18 increases to a level of  $\approx 1,8$  V (new TV-transmitter found) the npn transistor is switched OFF.

Pin 13 has also the possibility for 50/60 Hz identification. This function is available when pin 13 is connected to pin 10 (+12 V) via an external pull-up resistor of 10-20 k $\Omega$ . When no TV-transmitter is identified the voltage on pin 13 will be LOW (< 0,5 V). When a TV-transmitter with a divider ratio > 576 (50 Hz) is detected the output voltage of pin 13 is HIGH (+12).

When a TV-transmitter with a divider ratio < 576 (60 Hz) is found an internal pnp transistor with its emitter connected to pin 13 will force this pin output voltage down to  $\approx 7,5$  V.

**Sandcastle output (pin 17)**

The sandcastle output pulse generated at pin 17, has three different voltage levels. The highest level, (11 V), can be used for burst gating and black level clamping. The second level, (4,5 V), is obtained from the horizontal flyback pulse at pin 12, and is used for horizontal blanking. The third level, (2,5 V), is used for vertical blanking and is derived via the vertical divider system. For 50 Hz the blanking pulse duration is 42 clock pulses and for 60 Hz it is 34 clock pulses started from the vertical divider reset. For TV-signals which have a divider ratio between 622 and 628 or 522 and 528 the blanking pulse is started at the first equalizing pulse.

**RATINGS**

Limiting values in accordance with Absolute Maximum System (IEC 134)

Start current	$I_{16}$	max.	10 mA
Supply voltage	$V_{10}$	max.	13,2 V
Power dissipation	$P_{tot}$		1,2 W
Storage temperature	$T_{stg}$		-55 to +150 °C
Operating ambient temperature	$T_{amb}$		-25 to +65 °C

**Thermal resistance**

From junction to ambient in free air	$R_{th-j-a}$	typ.	50 K/W
--------------------------------------	--------------	------	--------

## CHARACTERISTICS

$T_{amb} = 25\text{ }^{\circ}\text{C}$ ;  $I_{16} = 6,5\text{ mA}$ ;  $V_{10} = 12\text{ V}$ ; unless otherwise specified  
Voltage measurements are taken with respect to pin 9 (ground)

parameter	symbol	min.	typ.	max.	unit
<b>Supply</b>					
Supply current, pin 16 $V_{10} = 0\text{ V}$	$I_{16}$	6,5	—	10	mA
Supply current, pin 16 $V_{10} = 9,5\text{ V}$	$I_{16}$	2,5	—	10	mA
Stabilized voltage, pin 16	$V_{16}$	8,1	8,7	9,3	V
Current consumption, pin 10	$I_{10}$	—	68	85	mA
Supply voltage range, pin 10	$V_P$	9,5	12	13,2	V
<b>Video input pin 5</b>					
Top sync. level	$V_5$	1,5	3,1	3,75	V
Sync. pulse amplitude (note 1)	$V_5$ (p-p)	0,1	0,6	1	V
Slicing level (note 2)		35	50	65	%
Delay between video input and det. output (see also Fig. 2)		0,2	0,3	0,5	$\mu\text{s}$
Sync. pulse noise level detector circuit active	$V$ (p-p)	—	600	—	mV
<b>Sync. pulse</b>					
Noise level detector circuit hysteresis		—	3	—	dB
<b>Noise gate pin 5</b>					
Switching level	$V_5$	—	+0,7	+1	V
<b>First control loop pin 8 (Horizontal osc. to sync.)</b>					
Holding range	$\Delta f$	—	$\pm 800$	—	Hz
Catching range	$\Delta f$	$\pm 600$	$\pm 800$	$\pm 1100$	Hz
<b>Control sensitivity video with respect to burstkey and flyback pulse</b>					
Slow time constant kHz/ $\mu\text{s}$		—	2,5	—	
Normal time constant kHz/ $\mu\text{s}$			10	—	
Fast time constant kHz/ $\mu\text{s}$		—	5	—	
Phase modulation due to hum on the supply line pin 10 (note 3)		—	0,2	—	$\mu\text{s/V}$
Phase modulation due to hum on input current pin 16 (note 3)			0,08	—	$\mu\text{s/mA}$

## CHARACTERISTICS (continued)

parameter	symbol	min.	typ.	max.	unit
<b>Second control loop, pin 14</b> (Horizontal flyback to horizontal oscillator)					
Control sensitivity $t_d = 10 \mu s$	$\Delta t_d / \Delta t_o$	200	300	600	$\mu s$
Control range	$t_d$	1	—	>45	$\mu s$
Control range for constant duty cycle horizontal output	$t_d$	1	29 (—t flyback pulse)		
Controlled edge of horizontal output signal pin 11			positive		
<b>Phase adjustment, pin 14</b> (Via second control loop)					
Control sensitivity $t_d = 10 \mu s$		—	25	—	$\mu A / \mu s$
Max. allowed control current	$I_{14}$	—	—	$\pm 60$	$\mu A$
<b>Horizontal oscillator, pin 15</b> ( $C = 2,7 \text{ nF}$ ; $R_{osc} = 33 \text{ k}\Omega$ )					
Frequency (no sync.)	$f$	—	15625	—	Hz
Spread (fixed external component, no sync.)	$\Delta f$	—	—	$\pm 4$	%
Frequency deviation between starting point output signal and stabilized condition	$\Delta f$	—	+5	+8	%
Temperature coefficient	TC	—	$10^{-4}$	—	$K^{-1}$
<b>Horizontal output (pin 11)</b> (Open collector)					
Output voltage high	$V_{11}$	—	—	13,2	V
Start voltage protection (internal zener diode)	$V_{11}$	13	—	15,8	V
Low input current pin 16 protection output enabled	$I_{16}$	—	5,5	6,5	mA
Output voltage low start condition ( $I_{11} = 10 \text{ mA}$ )	$V_{11}$	—	0,1	0,5	V
Duty cycle output current during starting $I_{16} = 6,5 \text{ mA}$		55	65	75	%
Output voltage low normal condition ( $I_{11} = 25 \text{ mA}$ )	$V_{11}$	—	0,3	0,5	V
Duty cycle output current without flyback pulse pin 12		45	50	55	%
Duration of the output pulse high $T_d = 8 \mu s$		27	29	31	$\mu s$
Controlled edge			positive		
Temperature coefficient horizontal output pulse		—	-0,05	—	$\mu s / K$

## CHARACTERISTICS (continued)

parameter	symbol	min.	typ.	max.	unit
<b>Sandcastle output signal, pin 17</b> ( $I_{load} = 1 \text{ mA}$ )					
Output voltage during:					
Burstkey	V17	9,75	10,6	—	V
Horizontal blanking	V17	4,1	4,5	4,9	V
Vertical blanking	V17	2	2,5	3	V
Zero level output voltage					
$I_{sink} = 0,5 \text{ mA}$	V17	—	—	0,7	V
Pulse width:					
Burstkey	$t_p$	3,45	3,75	4,1	$\mu\text{s}$
Horizontal blanking	V12	—	1	—	V
Phase position burstkey time between middle sync. pulse at pin 5 and start burst at pin 17					
		2,3	2,7	3,1	$\mu\text{s}$
Time between start sync. pulse and end of burst pulse, pin 17					
		—	—	9,2	$\mu\text{s}$
<b>Coincidence detector, video transmitter identification circuit and time constant switching levels (see also Fig. 1)</b>					
Detector output current					
	I18	—	0,25	—	mA
Voltage level for in sync. condition ( $\varphi_1$ normal)					
	V18	—	6,5	—	V
Voltage for noisy sync. pulse ( $\varphi_1$ slow and gated)					
	V18	9	10	—	V
Voltage level for noise only (note 5)					
	V18	—	0,3	—	V
Switching level normal to fast					
Switching level	V18	<3,2	3,5	3,8	V
mute output active and fast to slow					
	V18	<1,0	1,2	1,4	V
Switching level frame period counter (3 periods fast)					
	V18	<0,08	0,12	0,16	V
Switching level:					
slow to fast (locking)					
	V18	>1,5	1,7	1,9	V
mute output in-active					
Switching level fast to normal (locking)					
	V18	>4,7	5,0	5,3	V
Switching level normal to slow (gated sync. pulse)					
	V18	7,4	7,8	8,2	V



## CHARACTERISTICS (continued)

parameter	symbol	min.	typ.	max.	unit
<b>Video transmitter</b>					
<b>identification output, pin 13</b>					
Output voltage active (no sync., $I_{13} = 2 \text{ mA}$ )	$V_{13}$	—	0,15	0,32	V
Sink current active (no sync.), $V_{13} < 1 \text{ V}$	$I_{13}$	—	—	5	mA
Output current inactive (sync. 50 Hz)	$I_{13}$	—	—	1	$\mu\text{A}$
<b>50/60 Hz identification, pin 13</b> ( $R_{13}$ positive supply 15 k $\Omega$ )					
Emitter follower, pnp:					
60 Hz: $2xfH < 576 \text{ voltage}$ $fV$	$V_{13}$	7,2	7,65	8,1	V
50 Hz: $2xfH > 576 \text{ voltage}$ $fV$	$V_{13}$	—	$V_{10}$	—	V
<b>Flyback input pulse, pin 12</b>					
Switching level	$V_{12}$	—	+1	—	V
Input current	$I_{12}$	+0,2	—	+4	mA
Input pulse	$V_{12}$ (p-p)	—	—	12	V
Input resistance		—	3	—	k $\Omega$
Phase position without shift					
Time between the middle of the sync. pulse at pin 5 and the middle of the horizontal blanking pulse of pin 17	$t_d$	—	2,5	—	$\mu\text{s}$
<b>Vertical ramp generator, pin 3</b>					
Pulse width charge current					
		—	26	—	clock pulses
Charge current	$I_3$	—	3	—	mA
Top level ramp signal voltage					
Divider in 50 Hz mode (note 6)	$V_3$	5,1	5,5	5,9	V
Divider in 60 Hz mode (note 6)	$V_3$	4,35	4,7	5,05	V
Ramp amplitude $C_3 = 150 \text{ nF}$ ,					
$R_4 = 330 \text{ k}\Omega$ 50 Hz (note 6)	$V$ (p-p)	—	3,1	—	V
$R_4 = 330 \text{ k}\Omega$ 60 Hz (note 6)	$V$ (p-p)	—	2,5	—	V

## CHARACTERISTICS (continued)

parameter	symbol	min.	typ.	max.	unit
<b>Current source, pin 4</b>					
Output voltage $I_4 = 20 \mu\text{A}$	V4-9	6,6	7,1	7,6	V
Allowed current range	$I_4$	10	—	55	$\mu\text{A}$
Temperature coefficient output voltage					
$I_4 = 20 \mu\text{A}$	TC	—	+50	—	$10^{-6}/\text{K}$
$I_4 = 40 \mu\text{A}$	TC	—	+20	—	$10^{-6}/\text{K}$
$I_4 = 50 \mu\text{A}$	TC	—	-40	—	$10^6/\text{K}$
<b>Comparator, pin 2</b>					
$C_3 = 150 \text{ nF}; R_4 = 330 \text{ k}\Omega$					
Input voltage					
d.c. level (note 6)	V2-9	0,9	1	1,1	V
a.c. level	V2-9	—	0,8	—	V <sub>P</sub>
Deviation amplitude 50/60 Hz		—	—	2,5	%
<b>Vertical output stage, pin 1</b> (nnp) emitter follower)					
Output voltage $I_0$ pin 1 = +1,5 mA (note 6)	V1-9	4,8	5,2	5,6	V
$R_s$ , sync. separator resistor		—	160	—	$\Omega$
Continuous sink current		—	0,25	—	mA
<b>Vertical guard circuit, pin 2</b>					
Active ( $V_{17} = 2,5 \text{ V}$ )					
Switching level low (note 6)	V2	>1,7	1,9	2,1	V
Switching level high (note 6)	V2	<0,3	0,4	0,5	V

## NOTES TO THE CHARACTERISTICS

- Up to 1 V peak-to-peak the slicing level is constant, at amplitudes exceeding 1 V peak-to-peak the slicing level will increase.
- The slicing level is fixed by the formula:  $P = \frac{R_s}{5,3 + R_s} \times 100\%$  ( $R_s$  value in  $\text{k}\Omega$ )
- Measured between pin 5 and sandcastle output pin 17; the values for voltage and current in the unit are peak-to-peak.
- Divider in search (large) mode:  
start: reset divider = start vertical sync. plus 1 clock pulse  
stop:  
$$n = \frac{2 \times fH}{fV} > 576 \text{ clock pulse } 42$$
  
$$n = \frac{2 \times fH}{fV} < 576 \text{ clock pulse } 34$$
- Divider in small window mode:  
start: clock pulse 517 (60 Hz) clock pulse 619 (50 Hz)  
stop: clock pulse 34 (60 Hz) clock pulse 42 (50 Hz)
- Depends on d.c. level of pin 5, given value is valid for  $V_5 \approx 5 \text{ V}$ .
- Value related to internal zener diode reference voltage source spread includes the complete spread of reference voltage.




Fig. 3 Timing diagram of the TDA2579.




Fig. 4 Typical application of the TDA3653 (vertical output), when used in combination with the TDA2579 90° application.

## CONTROL CIRCUIT FOR SMPS

The TDA2581 is a monolithic integrated circuit for controlling switched-mode power supplies (SMPS) which are provided with the drive for the horizontal deflection stage.

The circuit features the following:

- Voltage controlled horizontal oscillator.
- Phase detector.
- Duty factor control for the positive-going transient of the output signal.
- Duty factor increases from zero to its normal operation value.
- Adjustable maximum duty factor.
- Over-voltage and over-current protection with automatic re-start after switch-off.
- Counting circuit for permanent switch-off when n-times over-current or over-voltage is sensed.
- Protection for open-reference voltage.
- Protection for too low supply voltage.
- Protection against loop faults.
- Positive tracking of duty factor and feedback voltage when the feedback voltage is smaller than the reference voltage minus 1,5 V.

### QUICK REFERENCE DATA

Supply voltage	V <sub>9-16</sub>	typ.	12 V
Supply current	I <sub>g</sub>	typ.	15 mA
<b>Input signals</b>			
Horizontal drive pulse (peak-to-peak value)	V <sub>3-16(p-p)</sub>	typ.	11 V
Flyback pulse (differentiated deflection current); peak-to-peak value	V <sub>2-16(p-p)</sub>	typ.	5 V
External reference voltage	V <sub>10-16</sub>	typ.	6,7 V
<b>Output signals</b>			
Duty factor of output pulse	$\delta$	>	0 %
		<	98 ± 0,6 %
Output voltage at I <sub>O</sub> < 20 mA (peak value)	V <sub>11-16M</sub>	typ.	11,8 V
Output current (peak value)	I <sub>11M</sub>	<	40 mA


### PACKAGE OUTLINES

TDA2581: 16-lead DIL; plastic (SOT-38).

TDA2581Q: 16-lead QIL; plastic (SOT-58).

# TDA2581 TDA2581Q

## BLOCK DIAGRAM



Note: trip levels are nominal values.

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage	V <sub>9-16</sub>	max.	14 V
Voltage at pin 11	V <sub>11-16</sub>		0 to 14 V
Output current	I <sub>11</sub>	max.	40 mA
Total power dissipation	P <sub>tot</sub>	max.	340 mW
Storage temperature	T <sub>stg</sub>		-25 to +125 °C
Operating ambient temperature	T <sub>amb</sub>		-25 to +80 °C

**CHARACTERISTICS**V<sub>9-16</sub> = 12 V; V<sub>10-16</sub> = 6,7 V; T<sub>amb</sub> = 25 °C; measured in the circuit on page 314

Supply voltage range	V <sub>9-16</sub>	typ.	12 V 10 to 14 V
Protection voltage too low supply voltage	V <sub>9-16</sub>	typ.	9,4 V 8,6 to 9,9 V
Supply current at $\delta = 50\%$	I <sub>g</sub>	typ.	15 mA
Supply current during protection	I <sub>g</sub>	typ.	15 mA
Minimum required supply current	I <sub>g</sub>	<	18,5 mA*
Power consumption	P	typ.	180 mW

**Required input signals**

Reference voltage	V <sub>10-16</sub>	typ.	6,7 V 5,6 to 7,5 V**
High reference voltage protection: threshold voltage	V <sub>10-16</sub>	typ.	8,4 V 7,9 to 8,9 V
Feedback input impedance at pin 8	Z <sub>8-16</sub>	typ.	200 k $\Omega$
Horizontal drive pulse (square-wave or differentiated; negative transient is reference) peak-to-peak value	V <sub>3-16(p-p)</sub>	typ.	11 V 5 to 12 V
Flyback pulse or differential deflection current	V <sub>2-16</sub>		1 to 5 V
Over-current protection: threshold voltage	-V <sub>6-16</sub>	typ.	640 mV 690 to 695 mV $\blacktriangle$
	+V <sub>6-16</sub>	typ.	680 mV 640 to 735 mV $\blacktriangle$
Over-voltage protection: threshold voltage	V <sub>7-16</sub>	typ.	V <sub>10-16</sub> -60 mV V <sub>10-16</sub> -130 to V <sub>10-16</sub> -0 mV

\* This value refers to the minimum required supply current that will start all devices under the following conditions: V<sub>9-16</sub> = 10 V; V<sub>10-16</sub> = 6,8 V;  $\delta = 50\%$ .

\*\* Voltage obtained via an external reference diode. Specified voltages do not refer to the nominal voltages of reference diodes.

 $\blacktriangle$  This spread is inclusive temperature rise of the IC due to warming up. For other ambient temperatures the values must be corrected by using a temperature coefficient of typical -1,85 mV/°C.

**CHARACTERISTICS** (continued)

Remote control voltage; switch off	$V_{4-16}$	>	5,8 V*
switch on	$V_{4-16}$	<	4,5 V*

**Delivered output signals**

Horizontal drive pulse (loaded with a resistor of 560  $\Omega$  to +12 V)  
peak-to-peak value

$V_{11-16(p-p)}$	>	11,6 V
------------------	---	--------

Output current; peak value

$I_{11M}$	<	40 mA
-----------	---	-------

Saturation voltage of output transistor  
at  $I_{11} = 20$  mA

$V_{CEsat}$	typ.	200 mV
	<	400 mV

at  $I_{11} = 40$  mA

$V_{CEsat}$	<	525 mV
-------------	---	--------

Duty factor of output pulse\*\*

$\delta$	>	0 %
	<	$98 \pm 0,6$ %

Charge current for capacitor on pin 4

$I_4$	typ.	120 $\mu$ A
-------	------	-------------

Charge current for capacitor on pin 5

$I_5$	typ.	130 $\mu$ A
-------	------	-------------

Supply current for reference

$I_{10}$	typ.	1 mA
		0,6 to 1,45 mA

**Oscillator**

Temperature coefficient

typ.	-300 ppm/ $^{\circ}$ C
<	-400 ppm/ $^{\circ}$ C

Relative frequency deviation for  $V_{10-16}$   
changing from 6 to 7 V

typ.	-1,5 %
$\leq$	-2 %

Oscillator frequency spread (with fixed  
external components)

$\leq$	$\pm 3$ %
--------	-----------

Frequency control sensitivity at pin 15

typ.	4,5 kHz/V $\blacktriangle$
------	----------------------------

**Phase control loop**

Loop gain of APC-system (automatic phase control)

typ.	5 kHz/ $\mu$ s
------	----------------

Catching range

$\Delta f$	typ.	$\pm 1,5$ kHz
------------	------	---------------

Phase relation between negative transient of  
sync pulse and middle of flyback


$t$	typ.	1 $\mu$ s
-----	------	-----------

Tolerance of phase relation

$\Delta t$	$\leq$	$\pm 0,4$ $\mu$ s
------------	--------	-------------------

\* See application information pin 4.

\*\* The duty factor is specified as follows:



The maximum duty factor value can be set to a desired value (see application information pin 12).

$\blacktriangle$  For component values see block diagram.




**PINNING**

- |   |  |
|---|--|
| 1. Phase detector output  | 9. Positive supply                           |
| 2. Flyback pulse position input                                     | 10. Reference input                          |
| 3. Reference frequency input  | 11. Output                                   |
| 4. Re-start count capacitor/remote control input                    | 12. Maximum duty factor adjustment/smoothing |
| 5. Slow start and transfer characteristic for low feedback voltages | 13. Oscillator timing network                |
| 6. Over-current protection input                                    | 14. Reactance stage reference voltage        |
| 7. Over-voltage protection input                                    | 15. Reactance stage input                    |
| 8. Feedback voltage input   | 16. Negative supply (ground)                 |

# TDA2581 TDA2581Q

## APPLICATION INFORMATION



The TDA2571 and TDA2581 controlling an SMPS driver stage.

The function is quoted against the corresponding pin number

### 1. Phase detector output


The output circuit consists of a bidirectional current source which is active for the time that the signal on pin 2 exceeds 1 V.

The current values are chosen such that the correct phase relation is obtained when the reference signal on pin 3 is delivered by the TDA2571.


With a resistor of 18 k $\Omega$  and a capacitor of 2,7 nF the control steepness is 0,55 V/ $\mu$ s.

### 2. Flyback pulse input

The signal applied to pin 2 is normally a flyback pulse with a duration of about 12  $\mu$ s. However, the phase detector system also accepts a signal derived by differentiating the deflection current by means of a small toroidal core (pulse duration > 3  $\mu$ s).



(a)



(b)

The toroidal transformer in (a) is for obtaining a pulse representing the mid-flyback from the deflection current. The connection of the picture phase information is shown in (b).

### 3. Reference frequency input

The input circuit can be driven directly by the square-wave output voltage from pin 8 of the TDA2571.

The negative-going transient switches the current source connected to pin 1 from positive to negative. The input circuit is made such that a differentiated signal of the square-wave from the TDA2571 is also accepted (this enables mains isolation). The input circuit switching level is about 3 V and the input impedance is about 10 k $\Omega$ .

### 4. Re-start count capacitor/remote control input

#### Counting

An external capacitor (C4 = 47  $\mu$ F) is connected between pins 4 and 16. This capacitor controls the characteristics of the protection circuits as follows.

If the protection circuits are required to operate, e.g. over-current at pin 6, the duty factor will be set to zero thus turning off the power supply.

After a short interval (determined by the time constant on pin 5) the power supply will be restarted via the slow start circuit.

If the fault condition has cleared, then normal operation will be resumed. If the fault condition is persistent, the duty factor of the pulses is again reduced to zero and the protection cycle is repeated.

The number of times this action is repeated (n) for a persisting fault condition is now determined by:  $n = C4/C5$ .

**APPLICATION INFORMATION** (continued)

*Remote control input*

For this application the capacitor on pin 4 has to be replaced by a resistor with a value between 4,7 and 18 k $\Omega$ . When the externally applied voltage  $V_{4.16} > 5,8$  V, the circuit switches off; switching on occurs when  $V_{4.16} < 4,5$  V and the normal starting-up procedure is followed. Pin 4 is internally connected to an emitter-follower, with an emitter voltage of 1,5 V.

5. Slow start and transfer characteristics for low feedback voltages

*Slow start*

An external shunt capacitor ( $C_5 = 4,7 \mu\text{F}$ ) and resistor ( $R_5 = 270 \text{ k}\Omega$ ) are connected between pins 5 and 16. The network controls the rate at which the duty factor increases from zero to its steady-state value after switch-on. It provides protection against surges in the power transistor.

*Transfer characteristic for low feedback voltages*

The duty factor transfer characteristic for low feedback voltages can be influenced by  $R_5$ . The transfer for three different resistor values is given in the graph on page 322.

6. Over-current protection input

A voltage proportional to the current in the power switching device is applied to the integrated circuit between pins 6 and 16. The circuit trips on both positive and negative polarity.

7. Over-voltage protection input

When the voltage applied to this pin exceeds the threshold level, the protection circuit will operate. When this function is not used, pin 7 should be connected to pin 16.

8. Feedback voltage input

The control loop input is applied to pin 8. This pin is internally connected to one input of a differential amplifier, functioning as an amplitude comparator, the other input of which is connected to the reference source on pin 10.

Under normal operating conditions, the voltage on pin 8 will be about equal to the reference voltage on pin 10. For further information refer to the graphs on pages 322 and 323.

9. 12 V positive supply

The maximum voltage that may be applied is 14 V. Where this is derived from an unstabilized supply rail, a regulator diode (12 V) should be connected between pins 9 and 16 to ensure that the maximum voltage does not exceed 14 V. When the voltage on this pin falls below a minimum of 8,6 V (typically 9,4 V), the protection circuit will switch-off the power supply.

10. Reference input

An external reference diode must be connected between this pin and pin 16.

The reference voltage must be between 5,6 and 7,5 V. The IC delivers about 1 mA into the external regulator diode. When the external load on the regulator diode approaches this current, replenishment of the current can be obtained by connecting a suitable resistor between pins 9 and 10.

### 11. Output

An external resistor determines the output current fed into the base of the driver transistor. The output circuit uses an n-p-n transistor with 3 series-connected clamping diodes to the internal 12 V supply rail. This provides a low impedance in the "ON" state, that is with the drive transistor turned-off.

### 12. Maximum duty factor adjustment/smoothing

#### *Maximum duty factor adjustment*

Pin 12 is connected to the output voltage of the amplitude comparator ( $V_{10.8}$ ). This voltage is internally connected to one input of a differential amplifier, the other input of which is connected to the sawtooth voltage of the horizontal oscillator. A low voltage on pin 12 results in a low duty factor. This enables the maximum duty factor to be adjusted by limiting the voltage by connecting pin 12 to the emitter of a p-n-p transistor used as a voltage source.

The graph on page 10 plots the maximum duty factor as a function of the voltage applied to pin 12. If some spread is acceptable the maximum duty factor can also be limited by connecting a resistor from pin 12 to pin 16. A resistor of 12 k $\Omega$  limits the maximum duty factor to about 50%. This application also reduces the total IC gain.

#### *Smoothing*

Any double pulsing of the IC due to circuit layout can be suppressed by connecting a capacitor of about 470 pF between pins 12 and 16.

### 13. Oscillator timing network

The timing network comprises a capacitor between pins 13 and 16, and a resistor between pin 13 and the reference voltage on pin 10.

The charging current for the capacitor (C13) is derived from the voltage reference diode connected to pin 10 and discharged via an internal resistor of about 330  $\Omega$ .


### 14. Reactance stage reference voltage

This pin is connected to an emitter follower which determines the nominal reference voltage for the reactance stage (1,5 V for reference voltage  $V_{10.16} = 6,7$  V). Free-running frequency is obtained when pins 14 and 15 are short-circuited.


### 15. Reactance stage input

The output voltage of the phase detector (pin 1) is connected to pin 15 via a resistor. The voltage applied to pin 15 shifts the upper level of the voltage sensor of the oscillator thus changing the oscillator frequency and phase. The time constant network is connected between 14 and 15. Control sensitivity is typically 4,5 kHz/V.


### 16. Negative supply (ground)




Duty factor of output pulses as a function of  $V_{8-16}$  with  $R_5$  as a parameter, and with  $V_{12}$  as a limiting value;  $V_{10-16} = 6.8$  V.



Maximum duty factor limitation as a function of  $V_{12-16}$ .



Duty factor of output pulses as a function of error amplifier input ( $V_{8-10}$ ).



Change in duty factor of output pulses for a 1 mV error amplifier input change ( $V_{8-10}$ ) as a function of initial duty factor.





## CONTROL CIRCUIT FOR POWER SUPPLIES

The TDA2582 is a monolithic integrated circuit for controlling power supplies which are provided with the drive for the horizontal deflection stage.

The circuit features the following:

- Voltage controlled horizontal oscillator.
- Phase detector.
- Duty factor control for the negative-going transient of the output signal.
- Duty factor increases from zero to its normal operation value.
- Adjustable maximum duty factor.
- Over-voltage and over-current protection with automatic re-start after switch-off.
- Counting circuit for permanent switch-off when n-times over-current or over-voltage is sensed.
- Protection for open-reference voltage.
- Protection for too low supply voltage.
- Protection against loop faults.
- Positive tracking of duty factor and feedback voltage when the feedback voltage is smaller than the reference voltage minus 1,5 V.
- Normal and 'smooth' remote ON/OFF possibility.

### QUICK REFERENCE DATA

Supply voltage	V <sub>9-16</sub>	typ.	12 V
Supply current	I <sub>g</sub>	typ.	14 mA
<b>Input signals</b>			
Horizontal drive pulse (peak-to-peak value)	V <sub>3-16(p-p)</sub>		5 to 11 V
Flyback pulse (differentiated deflection current); peak-to-peak value	V <sub>2-16(p-p)</sub>		1 to 5 V
External reference voltage	V <sub>10-16</sub>	typ.	6,1 V
<b>Output signals</b>			
Duty factor of output pulse	δ	> <	0 % 98 ± 0,8 %
Output voltage at I <sub>o</sub> < 20 mA (peak value)	V <sub>11-16M</sub>	typ.	11,8 V
Output current (peak value)	I <sub>11M</sub>	<	40 mA

### PACKAGE OUTLINES

TDA2582 : 16-lead DIL; plastic (SOT-38).

TDA2582Q: 16-lead QIL; plastic (SOT-58).

TDA2582  
TDA2582Q




Fig. 1 Block diagram.

Note: trip levels are nominal values.

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage at pin 9	$V_{9-16}$	max.	14 V
Voltage at pin 11	$V_{11-16}$		0 to 14 V
Output current (peak value)	$I_{11M}$	max.	40 mA
Total power dissipation	$P_{tot}$	max.	280 mW
Storage temperature	$T_{stg}$		-25 to + 125 °C
Operating ambient temperature	$T_{amb}$		-25 to + 80 °C

**CHARACTERISTICS** $V_{9-16} = 12 \text{ V}$ ;  $V_{10-16} = 6,1 \text{ V}$ ;  $T_{amb} = 25 \text{ °C}$ ; measured in Fig. 4

Supply voltage range	$V_{9-16}$	typ.	12 V 10 to 14 V
Protection voltage too low supply voltage	$V_{9-16}$	typ.	9,4 V 8,6 to 9,9 V
Supply current at $\delta = 50\%$	$I_g$	typ.	14 mA
Supply current during protection	$I_g$	typ.	14 mA
Minimum required supply current (note 1)	$I_g$	<	17 mA
Power consumption	$P$	typ.	170 mW

**Required input signals**

Reference voltage (note 2)	$V_{10-16}$	typ.	6,1 V 5,6 to 6,6 V
Feedback input impedance	$ Z_{8-16} $	typ.	200 k $\Omega$
High reference voltage protection: threshold voltage	$V_{10-16}$	typ.	8,4 V 7,9 to 8,9 V
Horizontal reference signal (square-wave or differentiated; negative transient is reference)			
Voltage driven (peak-to-peak value)	$V_{3-16(p-p)}$		5 to 12 V
Current driven (peak value)	$I_{3M}$		-1 to + 1,5 mA
Switching level current	$\pm I_3$	<	100 $\mu\text{A}$
Flyback pulse or differential deflection current	$V_{2-16}$		1 to 5 V
Flyback pulse current (peak value)	$I_{2M}$	<	1,5 mA
Over-current protection: (note 3)			
threshold voltage	$-V_{6-16}$	typ.	640 mV 600 to 695 mV
	$+V_{6-16}$	typ.	680 mV 640 to 735 mV

**Notes**

1. This value refers to the minimum required supply current that will start all devices under the following conditions:  $V_{9-16} = 10 \text{ V}$ ;  $V_{10-16} = 6,2 \text{ V}$ ;  $\delta = 50\%$ .
2. Voltage obtained via an external reference diode. Specified voltages do not refer to the nominal voltages of reference diodes.
3. This spread is inclusive temperature rise of the IC due to warming up. For other ambient temperatures the values must be corrected by using a temperature coefficient of typical  $-1,85 \text{ mV/°C}$ .

**CHARACTERISTICS** (continued)

Over-voltage protection:

( $V_{ref} = V_{10-16}$ ) threshold voltage	V7-16	typ. $V_{ref}-130$ to $V_{ref}-0$ mV	$V_{ref}-60$ mV
Remote control voltage; switch-off (note 1)	V4-16	>	5,6 V
Remote control voltage; switch-on	V4-16	<	4,5 V
'Smooth' remote control; switch-off (note 2)	V5-16	>	4,5 V
'Smooth' remote control; switch-on	V5-16	<	3 V
Remote control switch-off current	I4	<	1 mA

**Delivered output signals**

Horizontal drive pulse (loaded with a resistor of 560  $\Omega$  to + 12 V peak-to-peak value

	V11-16(p-p)	>	11,6 V
Output current; peak value	I11M	<	40 mA
Saturation voltage of output transistor at $I_{11} = 20$ mA	$V_{CEsat}$	typ. <	200 mV 400 mV
at $I_{11} = 40$ mA	$V_{CEsat}$	<	525 mV
Duty factor of output pulse (note 3)	$\delta$	> <	0 % $98 \pm 0,8$ %
Charge current for capacitor on pin 4	I4	typ.	110 $\mu$ A
Charge current for capacitor on pin 5	I5	typ.	120 $\mu$ A
Supply current for reference	I10	typ.	1 mA 0,6 to 1,45 mA

**Oscillator**

Temperature coefficient	typ. <	0,0003 $^{\circ}$ C $^{-1}$ 0,0004 $^{\circ}$ C $^{-1}$
Relative frequency deviation for V10-16 changing from 5,6 to 6,6 V	typ. <	-1,4 % -2 %
Oscillator frequency spread (with fixed external components)	<	3 %
Frequency control sensitivity at pin 15 $f_{nom} = 15,625$ kHz	typ.	5 kHz/V

**Notes**

1. See application information pin 4.
2. See application information pin 5.

3. The duty factor is specified as follows:  $\delta = \frac{t_p}{T} \times 100\%$

(see Fig. 2). After switch-on the duty factor rises gradually from 0% to the steady value. The relationship between V8-16 and the duty factor is given in Fig. 7 and the relationship between V12-16 and the duty factor is shown in Fig. 9.




Fig. 2.

**Phase control loop**

Loop gain of APC-system (automatic phase control) *	typ.	5 kHz/ $\mu$ s
Catching range ( $f_{nom} = 15,625$ kHz)	$\Delta f >$	1300 Hz
	$\Delta f <$	2100 Hz
Phase relation between negative transient of sync pulse and middle of flyback	t typ.	1 $\mu$ s
Tolerance of phase relation	$\Delta t \leq$	$\pm 0,4 \mu$ s

**PINNING**

- |   |  |
|---|--|
| 1. Phase detector output  | 9. Positive supply                           |
| 2. Flyback pulse position input                                     | 10. Reference input                          |
| 3. Reference frequency input  | 11. Output                                   |
| 4. Re-start count capacitor/remote control input                    | 12. Maximum duty factor adjustment/smoothing |
| 5. Slow start and transfer characteristic for low feedback voltages | 13. Oscillator timing network                |
| 6. Over-current protection input                                    | 14. Reactance stage reference voltage        |
| 7. Over-voltage protection input                                    | 15. Reactance stage input                    |
| 8. Feedback voltage input   | 16. Negative supply (ground)                 |

\* For component values see Fig. 1.

APPLICATION INFORMATION




Fig. 3a.




Fig. 3b.

Lead 6 (pin 10) of circuit TDA2576 connected to lead 2 (pin 14) of circuit TDA2582.

APPLICATION INFORMATION




Fig. 4 Circuit diagram.



The function is described against the corresponding pin number

### 1. Phase detector output

The output circuit consists of a bidirectional current source which is active for the time that the signal on pin 2 exceeds 1 V.

The current values are chosen such that the correct phase relation is obtained when the output signal of the TDA2571 is applied to pin 3.

With a resistor of  $2 \times 33 \text{ k}\Omega$  and a capacitor of  $2,7 \text{ nF}$  the control steepness is  $0,55 \text{ V}/\mu\text{s}$  (Fig. 4).

### 2. Flyback pulse input

The signal applied to pin 2 is normally a flyback pulse with a duration of about  $12 \mu\text{s}$ . However, the phase detector system also accepts a signal derived by differentiating the deflection current by means of a small toroidal core (pulse duration  $> 3 \mu\text{s}$ ).




Fig. 5a.




Fig. 5b.

The toroidal transformer in Fig. 5a is for obtaining a pulse representing the mid-flyback from the deflection current. The connection of the picture phase information is shown in Fig. 5b.

### 3. Reference frequency input

The input circuit can be driven directly by the square-wave output voltage from pin 8 of the TDA2571.

The negative-going transient switches the current source connected to pin 1 from positive to negative.

The input circuit is made such that a differentiated signal of the square-wave from the TDA2571 is also accepted (this enables mains isolation). The input circuit switching level is about 3 V and the input impedance is about  $8 \text{ k}\Omega$ .

### 4. Re-start count capacitor/remote control input

#### Counting

An external capacitor ( $C_4 = 47 \mu\text{F}$ ) is connected between pins 4 and 16. This capacitor controls the characteristics of the protection circuits as follows.

If the protection circuits are required to operate, e.g. over-current at pin 6, the duty factor will be set to zero thus turning off the power supply.

After a short interval (determined by the time constant on pin 5) the power supply will be restarted via the slow start circuit.

If the fault condition has cleared, then normal operation will be resumed. If the fault condition is persistent, the duty factor of the pulses is again reduced to zero and the protection cycle is repeated.

The number of times this action is repeated ( $n$ ) for a persisting fault condition is now determined by:  $n = C_4/C_5$ .

## APPLICATION INFORMATION (continued)

### *Remote control input*

For this application the capacitor on pin 4 has to be replaced by a resistor with a value between 4,7 and 18 k $\Omega$ . When the externally applied voltage  $V_{4.16} > 5,6$  V, the circuit switches off; switching on occurs when  $V_{4.16} < 4,5$  V and the normal starting-up procedure is followed. Pin 4 is internally connected to an emitter-follower, with an emitter voltage of 1,5 V.

## 5. Slow start and transfer characteristics for low feedback voltages

### *Slow start*

An external shunt capacitor ( $C5 = 4,7$   $\mu$ F) and resistor ( $R5 = 270$  k $\Omega$ ) are connected between pins 5 and 16. The network controls the rate at which the duty factor increases from zero to its steady-state value after switch-on. It provides protection against surges in the power transistor.

### *Transfer characteristic for low feedback voltages*

The duty factor transfer characteristic for low feedback voltages can be influenced by R5. The transfer for three different resistor values is given in Fig. 7.

### *'Smooth' remote ON/OFF*

The ON/OFF information should be applied to pin 5 via a high ohmic resistor, a high OFF-level gives a slow rising voltage at pin 5, which results in a slowly decreasing duty factor.

## 6. Over-current protection input

A voltage proportional to the current in the power switching device is applied to the integrated circuit between pins 6 and 16. The circuit trips on both positive and negative polarity. When the tripping level is reached, the output pulse is immediately blocked and the starting circuit is activated again.

## 7. Over-voltage protection input

When the voltage applied to this pin exceeds the threshold level the protection circuit will operate. The tripping level is about the same as the reference voltage on pin 10.

## 8. Feedback voltage input

The control loop input is applied to pin 8. This pin is internally connected to one input of a differential amplifier, functioning as an amplitude comparator, the other input of which is connected to the reference source on pin 10.

Under normal operating conditions, the voltage on pin 8 will be about equal to the reference voltage on pin 10. For further information refer to the Figs 7 and 8.

## 9. 12 V positive supply

The maximum voltage that may be applied is 14 V. Where this is derived from an unstabilized supply rail, a regulator diode (12 V) should be connected between pins 9 and 16 to ensure that the maximum voltage does not exceed 14 V. When the voltage on this pin falls below a minimum of 8,6 V (typically 9,4 V), the protection circuit will switch-off the power supply.

## 10. Reference input

An external reference diode must be connected between this pin and pin 16. The reference voltage must be between 5,6 and 6,6 V. The IC delivers about 1 mA into the external regulator diode. When the external load on the regulator diode approaches this current, replenishment of the current can be obtained by connecting a suitable resistor between pins 9 and 10. A higher reference voltage value up to 7,5 V is allowed when use is made of a duty factor limiting resistor  $< 27 \text{ k}\Omega$  between pins 12 and 16.

## 11. Output

An external resistor determines the output current fed into the base of the driver transistor. The output circuit uses an n-p-n transistor with 3 series-connected clamping diodes to the internal 12 V supply rail. This provides a low impedance in the "ON" state, that is with the drive transistor turned-off.

## 12. Maximum duty factor adjustment/smoothing

### *Maximum duty factor adjustment*

Pin 12 is connected to the output voltage of the amplitude comparator ( $V_{10.8}$ ). This voltage is internally connected to one input of a differential amplifier, the other input of which is connected to the sawtooth voltage of the horizontal oscillator. A high voltage on pin 12 results in a low duty factor. This enables the maximum duty factor to be adjusted by limiting the voltage by connecting pin 12 to the emitter of an n-p-n transistor used as a voltage source.

Fig. 9 plots the maximum duty factor as a function of the voltage applied to pin 12. If some spread is acceptable the maximum duty factor can also be limited by connecting a resistor from pin 12 to pin 16. A resistor of  $12 \text{ k}\Omega$  limits the maximum duty factor to about 50%. This application also reduces the total IC gain.

### *Smoothing*

Any double pulsing of the IC due to circuit layout can be suppressed by connecting a capacitor of about  $470 \text{ pF}$  between pins 12 and 16.

## 13. Oscillator timing network

The timing network comprises a capacitor between pins 13 and 16, and a resistor between pin 13 and the reference voltage on pin 10.

The charging current for the capacitor (C13) is derived from the voltage reference diode connected to pin 10 and discharged via an internal resistor of about  $330 \Omega$ .

## 14. Reactance stage reference voltage

This pin is connected to an emitter follower which determines the nominal reference voltage for the reactance stage ( $1,4 \text{ V}$  for reference voltage  $V_{10.16} = 6,1 \text{ V}$ ). Free-running frequency is obtained when pins 14 and 15 are short-circuited.

## 15. Reactance stage input

The output voltage of the phase detector (pin 1) is connected to pin 15 via a resistor. The voltage applied to pin 15 shifts the upper level of the voltage sensor of the oscillator thus changing the oscillator frequency and phase. The time constant network is connected between 14 and 15. Control sensitivity is typically  $5 \text{ kHz/V}$ .

## 16. Negative supply (ground)




Fig. 6 Duty factor change as a function of initial duty factor; at 1 mV error amplifier input change;  $\Delta V_{8-10(p-p)} = 1 \text{ mV}$ .




Fig. 7 Duty factor of output pulses as a function of feedback input voltage ( $V_{8-16}$ ) with  $R_5$  as a parameter and  $V_{12-16}$  as a limiting value;  $V_{10-16} = 6,1 \text{ V}$ .




Fig. 8 Duty factor of output pulses as a function of error amplifier input ( $V_{8-10}$ );  $V_{10-16} = 6,1$  V.




Fig. 9 Maximum duty factor limitation as a function of the voltage applied to pin 12;  $V_{10-16} = 6,1$  V.



## HORIZONTAL COMBINATION

The TDA2593 is a monolithic integrated circuit intended for use in colour television receivers in combination with TDA2510, TDA2520, TDA2560 as well as with TDA3500, TDA3510 and TDA3520.

The circuit incorporates the following functions:

- horizontal oscillator based on the threshold switching principle
- phase comparison between sync pulse and oscillator voltage ( $\varphi_1$ )
- internal key pulse for phase detector ( $\varphi_1$ ) (additional noise limiting)
- phase comparison between line flyback pulse and oscillator voltage ( $\varphi_2$ )
- larger catching range obtained by coincidence detector ( $\varphi_3$ ; between sync and key pulse)
- switch for changing the filter characteristic and the gate circuit (VCR-operation)
- sync separator
- noise separator
- vertical sync separator and output stage
- colour burst keying and line flyback blanking pulse generator
- phase shifter for the output pulse
- output pulse duration switching
- output stage with separate supply voltage for direct drive of thyristor deflection circuits
- low supply voltage protection

### QUICK REFERENCE DATA

Supply voltage	V <sub>1-16</sub>	typ.	12 V
Supply current	I <sub>1</sub>	typ.	30 mA

#### Input signals

Sync separator input voltage (peak-to-peak value)	V <sub>9-16(p-p)</sub>		3 to 4 V
Noise separator input voltage (peak-to-peak value)	V <sub>10-16(p-p)</sub>		3 to 4 V
Pulse duration switch input voltage			
at $t = 7 \mu\text{s}$ (thyristor driving)	V <sub>4-16</sub>		9,4 to V <sub>1-16</sub> V
at $t = 14 \mu\text{s} + t_d$ (transistor driving)	V <sub>4-16</sub>		0 to 3,5 V
at $t = 0$ (input 4 open or V <sub>3-16</sub> = 0)	V <sub>4-16</sub>		5,4 to 6,6 V

#### Output signals

Vertical sync output pulse (peak-to-peak value)	V <sub>8-16(p-p)</sub>	typ.	11 V
Burst gating output pulse (peak-to-peak value)	V <sub>7-16(p-p)</sub>	typ.	11 V
Line drive pulse (peak-to-peak value)	V <sub>3-16(p-p)</sub>	typ.	10,5 V

### PACKAGE OUTLINE

16-lead DIL; plastic (SOT-38).




Fig. 1 Block diagram.



**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage			
at pin 1 (voltage source)	$V_{1-16}$	max.	13,2 V
at pin 2	$V_{2-16}$	max.	18 V
Voltages			
Pin 4	$V_{4-16}$	max.	13,2 V
Pin 9	$\pm V_{9-16}$	max.	6 V
Pin 10	$\pm V_{10-16}$	max.	6 V
Pin 11	$V_{11-16}$	max.	13,2 V
Currents			
Pins 2 and 3 (thyristor driving) (peak value)	$I_{2M}, -I_{3M}$	max.	650 mA
Pins 2 and 3 (transistor driving) (peak value)	$I_{2M}, -I_{3M}$	max.	400 mA
Pin 4	$I_4$	max.	1 mA
Pin 6	$\pm I_6$	max.	10 mA
Pin 7	$-I_7$	max.	10 mA
Pin 11	$I_{11}$	max.	2 mA
Total power dissipation	$P_{tot}$	max.	800 mW
Storage temperature	$T_{stg}$		-25 to + 125 °C
Operating ambient temperature	$T_{amb}$		-20 to + 70 °C

**CHARACTERISTICS** at  $V_{1-16} = 12$  V;  $T_{amb} = 25$  °C; measured in Fig. 1**Sync separator**

Input switching voltage	$V_{9-16}$	typ.	0,8 V
Input keying current	$I_g$		5 to 100 $\mu$ A
Input leakage current at $V_{9-16} = -5$ V	$I_g$	<	1 $\mu$ A
Input switching current	$I_g$	$\leq$	5 $\mu$ A
Switch off current	$I_g$	>	100 $\mu$ A
		typ.	150 $\mu$ A
Input signal (peak-to-peak value)	$V_{9-16(p-p)}$		3 to 4 V*

\* Permissible range 1 to 7 V.

**Noise separator**

Input switching voltage	$V_{10-16}$	typ.	1,4 V
Input keying current	$I_{10}$		5 to 100 $\mu\text{A}$
Input switching current	$I_{10}$	>	100 $\mu\text{A}$
		typ.	150 $\mu\text{A}$
Input leakage current at $V_{10-16} = -5\text{ V}$	$I_{10}$	<	1 $\mu\text{A}$
Input signal (peak-to-peak value)	$V_{10-16(p-p)}$		3 to 4 V*
Permissible superimposed noise signal (peak-to-peak value)	$V_{10-16(p-p)}$	<	7 V

**Line flyback pulse**

Input current	$I_6$	typ.	1 mA
			0,02 to 2 mA
Input switching voltage	$V_{6-16}$	typ.	1,4 V
Input limiting voltage	$V_{6-16}$		-0,7 to + 1,4 V

**Switching on VCR**

Input voltage	$V_{11-16}$		0 to 2,5 V
	$V_{11-16}$		9 to $V_{1-16}$ V
Input current	$-I_{11}$	<	200 $\mu\text{A}$
	$I_{11}$	<	2 mA

**Pulse duration switch**

For  $t = 7\ \mu\text{s}$  (thyristor driving)

Input voltage	$V_{4-16}$		9,4 to $V_{1-16}$ V
Input current	$I_4$	>	200 $\mu\text{A}$

For  $t = 14\ \mu\text{s} + t_d$  (transistor driving)

Input voltage	$V_{4-16}$		0 to 3,5 V
Input current	$-I_4$	>	200 $\mu\text{A}$

For  $t = 0$ ;  $V_{3-16} = 0$  or input pin 4 open

Input voltage	$V_{4-16}$		5,4 to 6,6 V
Input current	$I_4$	typ.	0 $\mu\text{A}$

\* Permissible range 1 to 7 V.

**Vertical sync pulse** (positive-going)

Output voltage (peak-to-peak value)	$V_{8-16(p-p)}$	> typ.	10 V 11 V
Output resistance	$R_8$	typ.	2 k $\Omega$
Delay between leading edge of input and output signal	$t_{on}$	typ.	15 $\mu s$
Delay between trailing edge of input and output signal	$t_{off}$	typ.	$t_{on}$ $\mu s$

**Burst gating pulse** (positive-going)

Output voltage (peak-to-peak value)	$V_{7-16(p-p)}$	> typ.	10 V 11 V
Output resistance	$R_7$	typ.	70 $\Omega$
Pulse duration; $V_{7-16} = 7$ V	$t_p$	typ.	4 $\mu s$ 3,7 to 4,3 $\mu s$
Phase relation between middle of sync pulse at the input and the leading edge of the burst gating pulse; $V_{7-16} = 7$ V	t	typ.	2,65 $\mu s$ 2,15 to 3,15 $\mu s$
Output trailing edge current	$I_7$	typ.	2 mA

**Line flyback-blanking pulse** (positive-going)

Output voltage (peak-to-peak value)	$V_{7-16(p-p)}$		4 to 5 V
Output resistance	$R_7$	typ.	70 $\Omega$
Output trailing edge current	$I_7$	typ.	2 mA

**Line drive pulse** (positive-going)

Output voltage (peak-to-peak value)	$V_{3-16(p-p)}$	typ.	10,5 V
Output resistance			
for leading edge of line pulse	$R_3$	typ.	2,5 $\Omega$
for trailing edge of line pulse	$R_3$	typ.	20 $\Omega$
Pulse duration (thyristor driving) $V_{4-16} = 9,4$ to $V_{1-16}$ V	$t_p$	typ.	7 $\mu s$ 5,5 to 8,5 $\mu s$
Pulse duration (transistor driving) $V_{4-16} = 0$ to 4 V; $t_{fp} = 12$ $\mu s$	$t_p$		$14 + t_d$ $\mu s^*$
Supply voltage for switching off the output pulse	$V_{1-16}$	typ.	4 V

**Overall phase relation**

Phase relation between middle of sync pulse and the middle of the flyback pulse	t	typ.	2,6 $\mu s^{**}$
Tolerance of phase relation	$ \Delta t $	<	0,7 $\mu s$

\*  $t_d$  = switch-off delay of line output stage.\*\* Line flyback pulse duration  $t_{fp} = 12$   $\mu s$ .

The adjustment of the overall phase relation and consequently the leading edge of the line drive pulse occurs automatically by phase control  $\varphi_2$ .

If additional adjustment is applied it can be arranged by current supply at pin 5 such that

$\Delta I_5/\Delta t$  typ. 30  $\mu\text{A}/\mu\text{s}$

**Oscillator**

Threshold voltage low level

$V_{14-16}$  typ. 4,4 V

Threshold voltage high level

$V_{14-16}$  typ. 7,6 V

Discharge current

$\pm I_{14}$  typ. 0,47 mA

Frequency; free running ( $C_{osc} = 4,7 \text{ nF}$ ;  
 $R_{osc} = 12 \text{ k}\Omega$ )

$f_o$  typ. 15,625 kHz

Spread of frequency

$\Delta f_o/f_o < \pm 5 \text{ %}^*$

Frequency control sensitivity

$\Delta f_o/\Delta I_{15}$  typ. 31 Hz/ $\mu\text{A}$

Adjustment range of network in circuit (Fig. 1)

$\Delta f_o/f_o$  typ.  $\pm 10 \text{ %}$

Influence of supply voltage on frequency

$\frac{\Delta f_o/f_o}{\Delta V/V_{nom}} < \pm 0,05 \text{ %}^*$

Change of frequency when  $V_{1-16}$  drops to 5 V

$\Delta f_o < \pm 10 \text{ %}^*$

Temperature coefficient of oscillator frequency

$< \pm 10^{-4} \text{ Hz/K}^*$

**Phase comparison  $\varphi_1$**

Control voltage range

$V_{13-16}$  3,8 to 8,2 V

Control current (peak value)

$\pm I_{13M}$  1,9 to 2,3 mA

Output leakage current  
at  $V_{13-16} = 4$  to 8 V

$I_{13} < 1 \mu\text{A}$

Output resistance  
at  $V_{13-16} = 4$  to 8 V  
at  $V_{13-16} < 3,8 \text{ V}$  or  $> 8,2 \text{ V}$

$R_{13}$  high ohmic \*\*  
 $R_{13}$  low ohmic ▲

Control sensitivity

typ. 2 kHz/ $\mu\text{s}$

Catching and holding range (82 k $\Omega$  between pins 13 and 15)

$\Delta f$  typ.  $\pm 780 \text{ Hz}$

Spread of catching and holding range

$\Delta(\Delta f)$  typ.  $\pm 10 \text{ %}^*$

\* Excluding external component tolerances.

\*\* Current source.

▲ Emitter follower.

**Phase comparison  $\varphi_2$  and phase shifter**

Control voltage range	$V_{5-16}$		5,4 to 7,6 V
Control current (peak value)	$\pm I_{5M}$	typ.	1 mA
Output resistance			high ohmic *
at $V_{5-16} = 5,4$ to $7,6$ V			
at $V_{5-16} < 5,4$ V or $> 7,6$ V	$R_5$	typ.	8 k $\Omega$
Input leakage current			
$V_{5-16} = 5,4$ to $7,6$ V	$I_5$	<	5 $\mu$ A
Permissible delay between leading edge of output pulse and leading edge of flyback pulse ( $t_{fp} = 12 \mu$ s)	$t_d$	<	15 $\mu$ s
Static control error	$\Delta t/\Delta t_d$	<	0,2 %

**Coincidence detector  $\varphi_3$** 

Output voltage	$V_{11-16}$		0,5 to 6 V
Output current (peak value)			
without coincidence	$I_{11M}$	typ.	0,1 mA
with coincidence	$-I_{11M}$	typ.	0,5 mA

**Time constant switch**

Output voltage	$V_{12-16}$	typ.	6 V
Output current (limited)	$\pm I_{12}$	<	1 mA
Output resistance			
at $V_{11-16} = 2,5$ to $7$ V	$R_{12}$	typ.	0,1 k $\Omega$
at $V_{11-16} < 1,5$ V or $> 9$ V	$R_{12}$	typ.	60 k $\Omega$

**Internal gating pulse**

Pulse duration	$t_p$	typ.	7,5 $\mu$ s
----------------	-------	------	-------------

\* Current source.



## HORIZONTAL COMBINATION

The TDA2594 is a monolithic integrated circuit intended for use in colour television receivers. The circuit incorporates the following functions:

- Horizontal oscillator based on the threshold switching principle.
- Phase comparison between sync pulse and oscillator voltage ( $\varphi_1$ ).
- Internal key pulse for phase detector ( $\varphi_1$ ) (additional noise limiting).
- Phase comparison between line flyback pulse and oscillator voltage ( $\varphi_2$ ).
- Larger catching range obtained by coincidence detector ( $\varphi_3$ ; between sync and key pulse).
- Switch for changing the filter characteristic and the gate circuit (VCR-operation).
- Sync separator.
- Noise separator.
- Vertical sync separator and output stage.
- Colour burst keying and line flyback blanking pulse generator and clamp circuit for vertical blanking.
- Phase shifter for the output pulse.
- Output pulse duration for transistor deflection systems.
- External switching off of the line trigger pulse.
- Output stage with separate supply voltage.
- Low supply voltage protection.
- Transmitter identification and muting circuit, and vertical sync switch-off.

### QUICK REFERENCE DATA

Supply voltage	$V_{1-18} = V_S$	typ. 12 V
Supply current	$I_1$	typ. 30 mA
<b>Input signals</b>		
Sync separator input voltage (peak-to-peak value)	$V_{11-18(p-p)}$	typ. 3 V*
Noise separator input voltage (peak-to-peak value)	$V_{12-18(p-p)}$	typ. 3 V*
Pulse duration switch input voltage		
at $t = 14 \mu s + t_d$ (transistor driving)	$V_{4-18}$	0 to 3,5 V
at $t = 0$ ( $V_{3-18} = 0$ ); input 4 open ( $I_4 = 0$ )	$V_{4-18}$	5,4 to 6,6 V
<b>Output signals</b>		
Vertical sync output pulse (peak-to-peak value)	$V_{8-18(p-p)}$	typ. 11 V
Burst key output pulse (peak-to-peak value)	$V_{7-18(p-p)}$	typ. 11 V
Line drive-pulse (peak-to-peak value)	$V_{3-18(p-p)}$	typ. 10 V

\* Permissible range: 1 to 7 V.

### PACKAGE OUTLINE

18-lead DIL; plastic (SOT-102DS).




Fig. 1 Block diagram.



**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

## Supply voltage

at pin 1 (voltage source)

 $V_{1-18} = V_S$  max. 13,2 V

at pin 2

 $V_{2-18}$  max. 18 V

## Voltages

Pin 4

 $V_{4-18}$  max. 13,2 V

Pin 9

 $V_{9-18}$  max. 18 V $-V_{9-18}$  max. 0,5 V

Pin 11

 $\pm V_{11-18}$  max. 6 V

Pin 12

 $\pm V_{12-18}$  max. 6 V

Pin 13

 $V_{13-18}$  max. 13,2 V

## Currents

Pins 2 and 3 (transistor driving) (peak value)

 $I_{2M}, -I_{3M}$  max. 400 mA

Pin 4

 $I_4$  max. 1 mA

Pin 6

 $\pm I_6$  max. 10 mA

Pin 7

 $-I_7$  max. 5 mA

Pin 9

 $I_9$  max. 10 mA

Pin 13

 $I_{13}$  max. 2 mA

Total power dissipation

 $P_{tot}$  max. 800 mW

Storage temperature range

 $T_{stg}$  -25 to +125 °C

Operating ambient temperature range

 $T_{amb}$  -20 to +70 °C**CHARACTERISTICS** at  $V_{1-18} = 12$  V;  $T_{amb} = 25$  °C; measured in Fig. 1**Sync separator** (pin 11)

Input switching voltage

 $V_{11-18}$  typ. 0,8 V

Input keying current

 $I_{11}$  5 to 100  $\mu$ AInput leakage current at  $V_{11-18} = -5$  V $I_{11} \leq 1$   $\mu$ A

Input switching current

 $I_{11} \leq 5$   $\mu$ A

Switch off current

 $I_{11} \geq 100$   $\mu$ Atyp. 150  $\mu$ A

Input signal (peak-to-peak value)

 $V_{11-18(p-p)}$  3 to 4 V\*

\* Permissible range 1 to 7 V.

## Noise separator (pin 12)

Input switching voltage	$V_{12-18}$	typ.	1,4 V
Input keying current	$I_{12}$		5 to 100 $\mu A$
Input switching current	$I_{12}$	$\geq$ typ.	100 $\mu A$ 150 $\mu A$
Input leakage current at $V_{12-18} = -5 V$	$I_{12}$	$\leq$	1 $\mu A$
Input signal (peak-to-peak value)	$V_{12-18(p-p)}$		3 to 4 V*
Permissible superimposed noise signal (peak-to-peak value)	$V_{12-18(p-p)}$	$\leq$	7 V

## Line flyback pulse (pin 6)

Input current	$I_6$	$\geq$ typ.	0,02 mA 1 mA
Input switching voltage	$V_{6-18}$	typ.	1,4 V
Input limiting voltage	$V_{6-18}$		-0,7 to +1,4 V

## Switching on VCR (pin 13)

Input voltage	$V_{13-18}$ or: $V_{13-18}$		0 to 2,5 V 9 to $V_S$ V
Input current	$-I_{13}$ or: $I_{13}$	$\leq$ $\leq$	200 $\mu A$ 2 mA

## Pulse switching off (pin 4)

For  $t = 0$ ; input pin 4 open or  $V_{3-18} = 0$

Input voltage	$V_{4-18}$		5,4 to 6,6 V
Input current	$I_4$	typ.	0 $\mu A$

## Vertical sync pulse (positive-going) (pin 8)

Output voltage (peak-to-peak value)	$V_{8-18(p-p)}$	$\geq$ typ.	10 V 11 V
Output resistance	$R_8$	typ.	2 k $\Omega$
Delay between leading edge of input and output signal	$t_{on}$	typ.	15 $\mu s$
Delay between trailing edge of input and output signal	$t_{off}$	$\geq$	$t_{on}$ $\mu s$
Switching off the vertical sync pulse	$V_{10-18}$	$\leq$	3 V

## Burst key pulse (positive-going) (pin 7)

Output voltage	$V_{7-18}$	$\geq$ typ.	10 V 11 V
Output resistance	$R_7$	typ.	70 $\Omega$
Pulse duration; $V_{7-18} = 7 V$	$t_p$	typ.	4 $\mu s$ 3,7 to 4,3 $\mu s$
Phase relation between middle of sync pulse at the input and the leading edge of the burst key pulse; $V_{7-18} = 7 V$	$t$	typ.	2,65 $\mu s$ 2,15 to 3,15 $\mu s$
Output trailing edge current	$I_7$	typ.	2 mA
Saturation voltage during line scan	$V_{7-18}$	$\leq$	1 V

\* Permissible range 1 to 7 V.

**Line flyback-blanking pulse** (positive-going) (pin 7)

Output voltage	V <sub>7-18</sub>	4,1 to 4,9 V
Output resistance	R <sub>7</sub>	typ. 70 Ω
Output trailing edge current	I <sub>7</sub>	typ. 2 mA

**Field flyback/blanking pulse** (pin 7)

Output voltage with externally forced in current I <sub>7</sub> = 2,4 to 3,6 mA	V <sub>7-18</sub>	2 to 3 V
Output resistance at I <sub>7</sub> = 3 mA	R <sub>7</sub>	typ. 70 Ω

**TV-transmitter identification output** (pin 9; open collector)

Output voltage at I <sub>g</sub> = 3 mA; no TV-transmitter	V <sub>9-18</sub>	≤	0,5 V
Output resistance at I <sub>g</sub> = 3 mA; no TV-transmitter	R <sub>9</sub>	≤	100 Ω
Output current at V <sub>10-18</sub> ≥ 3 V; TV-transmitter identified	I <sub>g</sub>	≤	5 μA

**TV-transmitter identification** (pin 10)

When receiving a TV signal the voltage V<sub>10-18</sub> will change from ≤ 1 V to ≥ 7 V.

**Line drive pulse** (positive-going)

Output voltage (peak-to-peak value)	V <sub>3-18(p-p)</sub>	typ.	10 V
Output resistance			
for leading edge of line pulse	R <sub>3</sub>	typ.	2,5 Ω
for trailing edge of line pulse	R <sub>3</sub>	typ.	20 Ω
Pulse duration (transistor driving)			
V <sub>4-18</sub> = 0 to 3,5 V; -I <sub>4</sub> ≥ 200 μA; t <sub>fp</sub> = 12 μs	t <sub>p</sub>		14 + t <sub>d</sub> μs*
Supply voltage for switching off the output pulse	V <sub>1-18</sub>	typ.	4 V

**Overall phase relation**

Phase relation between middle of sync pulse and the middle of the flyback pulse	Δt	typ.	2,6 ± 0,7 μs**
--	----	------	----------------

The adjustment of the overall phase relation and consequently the leading edge of the line drive pulse occurs automatically by phase control φ<sub>2</sub>.

If additional adjustment is applied it can be arranged by current supply at pin 5, such that:

Supplying current	ΔI/Δt	typ.	30 μA/μs
-------------------	-------	------	----------

\* t<sub>d</sub> = switch-off delay of line output stage.

\*\* Line flyback pulse duration t<sub>fp</sub> = 12 μs.

**Oscillator** (pins 16 and 17)

Threshold voltage low level	V <sub>16-18</sub>	typ.	4,4 V
Threshold voltage high level	V <sub>16-18</sub>	typ.	7,6 V
Charging current	±I <sub>16</sub>	typ.	0,47 mA
Frequency; free running (C <sub>Osc</sub> = 4,7 nF; R <sub>Osc</sub> = 12 kΩ)	f <sub>o</sub>	typ.	15,625 kHz
Spread of frequency	Δf <sub>o</sub>	≤	± 5 %▲
Frequency control sensitivity	Δf <sub>o</sub> /Δ17	typ.	31 Hz/μA
Adjustment range of network in circuit (Fig. 1)	Δf <sub>o</sub>	typ.	± 10 %
Influence of supply voltage on frequency; reference at V <sub>S</sub> = 12 V	$\frac{\Delta f_o/f_o}{\Delta V/V_{nom}}$	≤	± 0,05 %▲
Change of frequency when V <sub>S</sub> drops to 5 V; reference at V <sub>S</sub> = 12 V	Δf <sub>o</sub>	≤	± 10 %▲
Temperature coefficient of oscillator frequency	TC	≤	± 10 <sup>-4</sup> K <sup>-1</sup> ▲

**Phase comparison φ<sub>1</sub>** (pin 15)

Control voltage range	V <sub>15-18</sub>		4,1 to 7,9 V
Control current (peak value)	± I <sub>15M</sub>		1,8 to 2,2 mA
Output leakage current at V <sub>15-18</sub> = 4,3 to 7,7 V	I <sub>15</sub>	≤	1 μA
Output resistance at V <sub>15-18</sub> = 4,3 to 7,7 V	R <sub>13</sub>	high ohmic	*
at V <sub>15-18</sub> ≤ 4,1 V or ≥ 7,9 V	R <sub>13</sub>	low ohmic	**
Control sensitivity		typ.	2 kHz/μs
Catching and holding range (82 kΩ between pins 15 and 17)	Δf	typ.	± 680 Hz
Spread of catching and holding range	Δ(Δf)	typ.	± 12 %▲

**Phase comparison φ<sub>2</sub> and phase shifter** (pin 5)

Control voltage range	V <sub>5-18</sub>		5,4 to 7,6 V
Control current (peak value)	± I <sub>5M</sub>	typ.	1 mA
Output resistance at V <sub>5-18</sub> = 5,4 to 7,6 V	R <sub>5</sub>	high ohmic	*
Input leakage current at V <sub>5-18</sub> = 5,4 to 7,6 V	I <sub>5</sub>	≤	5 μA
Permissible delay between leading edge of output pulse and leading edge of flyback pulse (t <sub>fp</sub> = 12 μs)	t <sub>d</sub>	≤	15,5 μs
Static control error	Δt/Δt <sub>d</sub>	≤	0,2 %

**Coincidence detector φ<sub>3</sub>** (pin 13)

Output voltage	V <sub>13-18</sub>		0,5 to 6 V
Output current (peak value) without coincidence	I <sub>13M</sub>	typ.	0,1 mA
with coincidence	-I <sub>13M</sub>	typ.	0,5 mA

\* Current source.

\*\* Emitter follower.

▲ Excluding external component tolerances.

**Time constant switch (pin 14)**

Output voltage	V <sub>14-18</sub>	typ.	6 V
Output current (limited)	±I <sub>14</sub>	typ.	1 mA
Output resistance			
at V <sub>13-18</sub> = 3,5 to 7 V	R <sub>14</sub>	typ.	0,1 kΩ
at V <sub>13-18</sub> ≤ 2,5 V or ≥ 9 V	R <sub>14</sub>	typ.	60 kΩ

**Internal keying pulse**

Pulse duration	t <sub>p</sub>	typ.	7,5 μs
----------------	----------------	------	--------



## HORIZONTAL COMBINATION

### GENERAL DESCRIPTION

The TDA2595 is a monolithic integrated circuit intended for use in colour television receivers. The circuit incorporates the following functions:

- Positive video input; capacitively coupled (source impedance  $< 200 \Omega$ )
- Adaptive sync separator; slicing level at 50% of sync amplitude
- Internal vertical pulse separator with double slope integrator
- Output stage for vertical sync pulse or composite sync depending on the load; both are switched off at muting
- $\varphi_1$  phase control between horizontal sync and oscillator
- Coincidence detector  $\varphi_3$  for automatic time-constant switching; overruled by the VCR switch
- Time-constant switch between two external time-constants or loop-gain; both controlled by the coincidence detector  $\varphi_3$
- $\varphi_1$  gating pulse controlled by coincidence detector  $\varphi_3$
- Mute circuit depending on TV transmitter identification
- $\varphi_2$  phase control between line flyback and oscillator; the slicing levels for  $\varphi_2$  control and horizontal blanking can be set separately
- Burst keying and horizontal blanking pulse generation, in combination with clamping of the vertical blanking pulse (three-level sandcastle)
- Horizontal drive output with constant duty cycle inhibited by the protection circuit or the supply voltage sensor
- Detector for too low supply voltage
- Protection circuit for switching off the horizontal drive output continuously if the input voltage is below 4 V or higher than 8 V
- Line flyback control causing the horizontal blanking level at the sandcastle output continuously in case of a missing flyback pulse
- Spot-suppressor controlled by the line flyback control

### QUICK REFERENCE DATA

Supply voltage (pin 15)	$V_{15.5} = V_P$	typ.	12 V
Sync pulse amplitude (positive video)	$V_{i(p-p)}$	min.	50 mV
Horizontal output current	$I_4$	typ.	30 mA

### PACKAGE OUTLINE

18-lead DIL; plastic (SOT-102CS).




Fig. 1 Block diagram.



**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC134)

Supply voltage (pin 15)	$V_{15-5} = V_P$	max.	13,2 V
Voltages at:			
pins 1, 4 and 7	$V_{1;4;7-5}$	max.	18 V
pins 8, 13 and 18	$V_{8;13;18-5}$	max.	$V_P$ V
pin 11 (range)	$V_{11-5}$		-0,5 to + 6 V
Currents at:			
pin 1	$I_1$	max.	10 mA
pin 2 (peak value)	$\pm I_{2M}$	max.	10 mA
pin 4	$I_4$	max.	100 mA
pin 6 (peak value)	$\pm I_{6M}$	max.	6 mA
pin 7	$I_7$	max.	10 mA
pin 8 (range)	$I_8$		-5 to + 1 mA
pin 9 (range)	$I_9$		-10 to + 3 mA
pin 18	$\pm I_{18}$	max.	10 mA
Total power dissipation	$P_{tot}$	max.	800 mW
Storage temperature range	$T_{stg}$		-25 to + 125 °C
Operating ambient temperature range	$T_{amb}$		-20 to + 70 °C

## CHARACTERISTICS

$V_P = 12\text{ V}$ ;  $T_{amb} = 25\text{ }^\circ\text{C}$ ; measured in Fig. 1; unless otherwise specified

parameter	symbol	min.	typ.	max.	unit
<b>Composite video input and sync separator (pin 11)</b> (internal black level determination)					
Input signal (positive video; standard signal; peak-to-peak value)	$V_{11-5(p-p)}$	0,2	1	3	V
Sync pulse amplitude (independent of video content)	$V_{11-5(p-p)}$	50	—	—	mV
Generator resistance	$R_G$	—	—	200	$\Omega$
Input current during:					
video	$I_{11}$	—	5	—	$\mu\text{A}$
sync pulse	$-I_{11}$	—	40	—	$\mu\text{A}$
black level	$-I_{11}$	—	25	—	$\mu\text{A}$
<b>Composite sync generation (pin 10)</b> horizontal slicing level at 50% of the sync pulse amplitude					
Capacitor current during:					
video	$I_{10}$	—	12	—	$\mu\text{A}$
sync pulse	$-I_{10}$	—	170	—	$\mu\text{A}$
<b>Vertical sync pulse generation</b> slicing level at 25% (50% between black level and horizontal slicing level); pin 9					
Output voltage	$V_{9-5}$	10	—	—	V
Pulse duration	$t_p$	—	190	—	$\mu\text{s}$
Delay with respect to the vertical sync pulse (leading edge)	$t_d$	—	45	—	$\mu\text{s}$
Pulse-mode control					
output current for vertical sync pulse (dual integrated)					no current applied at pin 9
output current for horizontal and vertical sync pulse (non-integrated separated signal)					current applied via a resistor of $15\text{ k}\Omega$ from $V_P$ to pin 9

parameter	symbol	min.	typ.	max.	unit
<b>Horizontal oscillator</b> (pins 14 and 16)					
Frequency; free running	$f_{osc}$	—	15 625	—	Hz
Reference voltage for $f_{osc}$	V <sub>14-5</sub>	—	6	—	V
Frequency control sensitivity	$\Delta f_{osc}/\Delta I_{14}$	—	31	—	Hz/ $\mu$ A
Adjustment range of circuit Fig. 1	$\Delta f_{osc}$	—	$\pm 10$	—	%
Spread of frequency	$\Delta f_{osc}$	—	—	5	%
Frequency dependency (excluding tolerance of external components) with supply voltage ( $V_P = 12$ V)	$\frac{\Delta f_{osc}/f_{osc}}{\Delta V_{15-5}/V_{15-5}}$	—	$\pm 0,05$	—	
with supply voltage drop of 5 V	$\Delta f_{osc}$	—	—	10	%
with temperature	TC	—	—	$\pm 10^{-4}$	K <sup>-1</sup>
Capacitor current during: discharging	+ I <sub>16</sub>	—	1024	—	$\mu$ A
charging	- I <sub>16</sub>	—	313	—	$\mu$ A
Sawtooth voltage timing (pin 14) rise time	$t_r$	—	49	—	$\mu$ s
fall time	$t_f$	—	15	—	$\mu$ s
<b>Horizontal output pulse</b> (pin 4)					
Output voltage LOW at $I_4 = 30$ mA	V <sub>4-5</sub>	—	—	0,5	V
Pulse duration (HIGH)	$t_p$	—	$29 \pm 1,5$	—	$\mu$ s
Supply voltage for switching off the output pulse (pin 15)	V <sub>P</sub>	—	4	—	V

## CHARACTERISTICS (continued)

parameter	symbol	min.	typ.	max.	unit
<b>Phase comparison <math>\varphi_1</math> (pin 17)</b>					
Control voltage range	$V_{17-5}$	3,55	—	8,3	V
Leakage current at $V_{17-5} = 3,55$ to $8,3$ V	$I_{17}$	—	—	1	$\mu\text{A}$
Control current for external time-constant switch	$\pm I_{17}$	1,8	2	2,2	mA
Control current at $V_{18-5} = V_{15-5}$ and $V_{13-5} < 2$ V or $V_{13-5} > 9,5$ V	$\pm I_{17}$	—	8	—	mA
Control current at $V_{18-5} = V_{15-5}$ and $V_{13-5} = 2$ to $9,5$ V	$\pm I_{17}$	1,8	2	2,2	mA
Horizontal oscillator control					
control sensitivity	$S_\varphi$	6	—	—	$\text{kHz}/\mu\text{s}$
catching and holding range	$\pm \Delta f_{\text{osc}}$	—	680	—	Hz
spread of catching and holding range	$\pm \Delta f_{\text{osc}}$	—	10	—	%
Internal keying pulse at $V_{13-5} = 2,9$ to $9,5$ V	$t_p$	—	7,5	—	$\mu\text{s}$
Time-constant switch					
slow time-constant at	$V_{13-5}$	9,5	—	2	V
fast time-constant at	$V_{13-5}$	2	—	9,5	V
Impedance converter offset voltage (slow time-constant)	$\pm V_{17-18}$	—	—	3	mV
Output resistance					
slow time-constant	$R_{18-5}$	—	—	10	$\Omega$
fast time-constant	$R_{18-5}$	high impedance			
Leakage current	$I_{18}$	—	—	1	$\mu\text{A}$

parameter	symbol	min.	typ.	max.	unit
<b>Coincidence detector <math>\varphi_3</math> (pin 13)</b>					
Output voltage					
without coincidence with composite video signal	V <sub>13-5</sub>	—	—	1	V
without coincidence without composite video signal (noise)	V <sub>13-5</sub>	—	—	2	V
with coincidence with composite video signal	V <sub>13-5</sub>	—	6	—	V
Output current					
without coincidence with composite video signal	I <sub>13</sub>	—	50	—	$\mu$ A
with coincidence with composite video signal	-I <sub>13</sub>	—	300	—	$\mu$ A
Switching current					
at V <sub>13-5</sub> = V <sub>P</sub> - 0,5 V	I <sub>13</sub>	—	—	100	$\mu$ A
at V <sub>13-5</sub> = 0,5 V (average value)	I <sub>13(av)</sub>	—	—	100	$\mu$ A
<b>Phase comparison <math>\varphi_2</math> (pins 2 and 3) (see note 1)</b>					
<b>Input for line flyback pulse (pin 2)</b>					
Switching level for $\varphi_2$ comparison and flyback control	V <sub>2-5</sub>	—	3	—	V
Switching level for horizontal blanking	V <sub>2-5</sub>	—	0,3	—	V
Input voltage limiting	V <sub>2-5</sub> or:	—	-0,7 +4,5	—	V
Switching current					
at horizontal flyback	I <sub>2</sub>	0,01	1	—	mA
at horizontal scan	I <sub>2</sub>	—	—	2	$\mu$ A
<b>Phase detector output (pin 3)</b>					
Control current for $\varphi_2$	$\pm$ I <sub>3</sub>	—	1	—	mA
Control range	$\Delta t_{\varphi 2}$	—	19	—	$\mu$ s
Static control error	$\Delta t / \Delta t_d$	—	—	0,2	%
Leakage current	I <sub>3</sub>	—	—	5	$\mu$ A

## CHARACTERISTICS (continued)

parameter	symbol	min.	typ.	max.	unit
<b>Phase comparison <math>\varphi_2</math> (pins 2 and 3)</b> (continued)					
Phase relation between middle of the horizontal sync pulse and the middle of the line flyback pulse at $t_{fp} = 12 \mu s$ (note 2)	$\Delta t$	—	$2,6 \pm 0,7$	—	$\mu s$
If additional adjustment is required, it can be arranged by applying a current at pin 3	$\Delta I / \Delta t$	—	30	—	$\mu A / \mu s$
<b>Burst gating pulse (pin 6; note 3)</b>					
Output voltage	$V_{6-5}$	10	11	—	V
Pulse duration	$t_p$	3,7	4	4,3	$\mu s$
Phase relation between middle of sync pulse at the input and the leading edge of the burst gating pulse at $V_{6-5} = 7 V$	$t_{\varphi 6}$	2,15	2,65	3,15	$\mu s$
Output trailing edge current	$I_6$	—	2	—	mA
<b>Horizontal blanking pulse (pin 6)</b> (note 3)					
Output voltage	$V_{6-5}$	4,1	4,5	4,9	V
Output trailing edge current	$I_6$	—	2	—	mA
Saturation voltage at horizontal scan	$V_{6-5sat}$	—	—	0,5	V
<b>Clamping circuit for vertical blanking pulse (pin 6; note 3)</b>					
Output voltage at $I_6 = 2,8 mA$	$V_{6-5}$	2,15	2,5	3	V
Minimum output current at $V_{6-5} > 2,15 V$	$I_{6min}$	—	2,3	—	mA
Maximum output current at $V_{6-5} < 3 V$	$I_{6max}$	—	3,3	—	mA
<b>TV-transmitter identification</b> (pin 12)					
Output voltage no TV transmitter	$V_{12-5}$	—	—	1	V
TV transmitter identified	$V_{12-5}$	7	—	—	V

parameter	symbol	min.	typ.	max.	unit
<b>Mute output (pin 7)</b>					
Output voltage at $I_7 = 3 \text{ mA}$ no TV transmitter	$V_{7-5}$	—	—	0,5	V
Output resistance at $I_7 = 3 \text{ mA}$ no TV transmitter	$R_{7-5}$	—	—	100	$\Omega$
Output leakage current at $V_{12-5} > 3 \text{ V}$ TV transmitter identified	$I_7$	—	—	5	$\mu\text{A}$
<b>Protection circuit (beam-current/ EHT voltage protection) (pin 8)</b>					
No-load voltage for $I_8 = 0$ (operative condition)	$V_{8-5}$	—	6	—	V
Threshold at positive-going voltage	$V_{8-5}$	—	$8 \pm 0,8$	—	V
Threshold at negative-going voltage	$V_{8-5}$	—	$4 \pm 0,4$	—	V
Current limiting for $V_{8-5} = 1$ to $8,5 \text{ V}$	$\pm I_8$	—	60	—	$\mu\text{A}$
Input resistance for $V_{8-5} > 8,5 \text{ V}$	$R_{8-5}$	—	3	—	$\text{k}\Omega$
Response delay of threshold switch	$t_d$	—	10	—	$\mu\text{s}$
<b>Control output of line flyback pulse control (pin 1)</b>					
Saturation voltage at standard operation; $I_1 = 3 \text{ mA}$	$V_{1-5\text{sat}}$	—	—	0,5	V
Output leakage current in case of disturbance of line flyback pulse	$I_1$	—	—	5	$\mu\text{A}$

**Notes to the characteristics**

1. Phase comparison between horizontal oscillator and the line flyback pulse. Generation of a phase modulated ( $\varphi_2$ ) horizontal output pulse with constant duration.
2.  $t_{fp}$  is the line flyback pulse duration.
3. Three-level sandcastle pulse.





## 5 W AUDIO POWER AMPLIFIER

The TDA2611A is a monolithic integrated circuit in a 9-lead single in-line (SIL) plastic package with a high supply voltage audio amplifier. Special features are:

- possibility for increasing the input impedance
- single in-line (SIL) construction for easy mounting
- very suitable for application in mains-fed apparatus
- extremely low number of external components
- thermal protection
- well defined open loop gain circuitry with simple quiescent current setting and fixed integrated closed loop gain

## QUICK REFERENCE DATA

Supply voltage range	$V_P$		6 to 35 V
Repetitive peak output current	$I_{ORM}$	<	1,5 A
Output power at $d_{tot} = 10\%$	$P_O$	typ.	4,5 W
$V_P = 18\text{ V}; R_L = 8\ \Omega$	$P_O$	typ.	5 W
$V_P = 25\text{ V}; R_L = 15\ \Omega$	$d_{tot}$	typ.	0,3 %
Total harmonic distortion at $P_O < 2\text{ W}; R_L = 8\ \Omega$	$ Z_i $	typ.	45 k $\Omega$
Input impedance	$I_{tot}$	typ.	25 mA
Total quiescent current at $V_P = 18\text{ V}$	$V_i$	typ.	55 mV
Sensitivity for $P_O = 2,5\text{ W}; R_L = 8\ \Omega$	$T_{amb}$		-25 to + 150 °C
Operating ambient temperature	$T_{stg}$		-55 to + 150 °C
Storage temperature			

## PACKAGE OUTLINE

9-lead SIL; plastic (SOT-110B).




Fig. 1 Circuit diagram; pin 3 not connected.

## RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage	$V_P$	max.	35 V
Non-repetitive peak output current	$I_{OSM}$	max.	3 A
Repetitive peak output current	$I_{ORM}$	max.	1,5 A
Total power dissipation	see derating curves Fig. 2		
Storage temperature	$T_{stg}$	-55 to + 150 °C	
Operating ambient temperature	$T_{amb}$	-25 to + 150 °C	




Fig. 2 Power derating curves.

## HEATSINK EXAMPLE

Assume  $V_P = 18$  V;  $R_L = 8 \Omega$ ;  $T_{amb} = 60$  °C maximum;  $T_j = 150$  °C (max. for a 4 W application into an  $8 \Omega$  load, the maximum dissipation is about 2,2 W).

The thermal resistance from junction to ambient can be expressed as:

$$R_{th j-a} = R_{th j-tab} + R_{th tab-h} + R_{th h-a} = \frac{150 - 60}{2,2} = 41 \text{ K/W.}$$

Since  $R_{th j-tab} = 11$  K/W and  $R_{th tab-h} = 1$  K/W,  $R_{th h-a} = 41 - (11 + 1) = 29$  K/W.

**D.C. CHARACTERISTICS**

Supply voltage range	$V_p$	6 to 35 V
Repetitive peak output current	$I_{ORM}$	< 1,5 A
Total quiescent current at $V_p = 18$ V	$I_{tot}$	typ. 25 mA

**A.C. CHARACTERISTICS**

$T_{amb} = 25$  °C;  $V_p = 18$  V;  $R_L = 8$   $\Omega$ ;  $f = 1$  kHz unless otherwise specified; see also Fig. 3

A.F. output power at  $d_{tot} = 10\%$

$V_p = 18$ V; $R_L = 8$ $\Omega$	$P_o$	> 4 W
		typ. 4,5 W
$V_p = 12$ V; $R_L = 8$ $\Omega$	$P_o$	typ. 1,7 W
$V_p = 8,3$ V; $R_L = 8$ $\Omega$	$P_o$	typ. 0,65 W
$V_p = 20$ V; $R_L = 8$ $\Omega$	$P_o$	typ. 6 W
$V_p = 25$ V; $R_L = 15$ $\Omega$	$P_o$	typ. 5 W

Total harmonic distortion at  $P_o = 2$  W

$d_{tot}$	typ.	0,3 %
	<	1 %

Frequency response

	>	15 kHz
--	---	--------

Input impedance

$ Z_i $	typ.	45 k $\Omega$ *
---------	------	-----------------

Noise output voltage at  $R_S = 5$  k $\Omega$ ; B = 60 Hz to 15 kHz

$V_n$	typ.	0,2 mV
	<	0,5 mV

Sensitivity for  $P_o = 2,5$  W

$V_i$	typ.	55 mV
		44 to 66 mV




Fig. 3 Test circuit; pin 3 not connected.

\* Input impedance can be increased by applying C and R between pins 5 and 9 (see also Figures 6 and 7).




Fig. 4 Total harmonic distortion as a function of output power.




Fig. 5 Output power as a function of supply voltage.




Fig. 6 Input impedance as a function of frequency; curve a for  $C = 1 \mu\text{F}$ ,  $R = 0 \Omega$ ; curve b for  $C = 1 \mu\text{F}$ ,  $R = 1 \text{ k}\Omega$ ; circuit of Fig. 3;  $C_2 = 10 \text{ pF}$ ; typical values.




Fig. 7 Input impedance as a function of R in circuit of Fig. 3; C = 1 μF; f = 1 kHz.




Fig. 8 Total harmonic distortion as a function of R<sub>S</sub> in the circuit of Fig. 3; P<sub>o</sub> = 3,5 W; f = 1 kHz.

7276433




Fig. 9 Total power dissipation and efficiency as a function of output power.

APPLICATION INFORMATION




Fig. 10 Ceramic pickup amplifier circuit.




Fig. 11 Total harmonic distortion as a function of output power; — with tone control; - - - without tone control; in circuit of Fig. 10; typical values.



7Z77980




Fig. 12 Frequency characteristics of the circuit of Fig. 10; — tone control max. high; - - - tone control min. high;  $P_o$  relative to 0 dB = 3 W; typical values.

7Z77981




Fig. 13 Frequency characteristic of the circuit of Fig. 10; volume control at the top; tone control max. high.



## VERTICAL DEFLECTION CIRCUIT

The TDA2653A is a monolithic integrated circuit for vertical deflection in large screen colour television receivers, e.g. 30AX and PIL-S4 systems.

The circuit incorporates the following functions:

- Oscillator; switch capability for 50 Hz/60 Hz operation.
- Synchronization circuit.
- Blanking pulse generator with guard circuit.
- Sawtooth generator with buffer stage.
- Preampifier with fed-out inputs.
- Output stage with thermal and short-circuit protection.
- Flyback generator.
- Voltage stabilizer.


### QUICK REFERENCE DATA

For 30AX system

Supply voltage (pin 9)	$V_{9-8} = V_S$	typ.	26 V
Supply current (pin 5 + pin 9)	$I_5 + I_9 = I_S$	typ.	325 mA
Output current (peak-to-peak value)	$I_6(p-p)$	typ.	2,2 A
Picture frequency	f		50 Hz/60 Hz
Sync input pulse (peak-to-peak value)	$V_{2-8}(p-p)$	$\geq$	1 V
Thermal resistance from junction to mounting base	$R_{th j-mb}$	$\leq$	5 K/W

### PACKAGE OUTLINE

13-lead DIL; plastic power (SOT-141B).



7Z84635

(1) Condition for pin 12: LOW voltage level = 50 Hz; HIGH voltage level = 60 Hz.

Fig. 1 Block diagram.

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage (pin 9)	$V_{9-8} = V_S$	max.	40 V
Supply voltage output stage (pin 5)	$V_{5-8}$	max.	58 V
Voltages			
Pin 3	$V_{3-11}$	max.	7 V
Pin 13	$V_{13-8}$	max.	7 V
Pins 4 and 10	$V_{4;10-8}$	max.	24 V
Pin 6	$V_{6-8}$	max.	58 V
	$-V_{6-8}$	max.	0 V
Pins 7 and 11	$V_{7;11-8}$	max.	40 V
Currents			
Pin 1	$I_1$	max.	0 mA
	$-I_1$	max.	1 mA
Pin 2	$\pm I_2$	max.	10 mA
Pin 3	$I_3$	max.	0 mA
	$-I_3$	max.	5 mA
Pin 7	$I_7$	max.	1,2 A
	$-I_7$	max.	1,5 A
Pin 11	$I_{11}$	max.	50 mA
	$-I_{11}$	max.	1 mA
Pin 12	$I_{12}$	max.	3 mA
	$-I_{12}$	max.	0 mA

Pins 5, 6 and 8: internally limited by the short-circuit protection circuit.

Total power dissipation: internally limited by the thermal protection circuit.

Storage temperature range  $T_{stg}$  -25 to +150 °C

Operating ambient temperature range  $T_{amb}$  -20 °C to limiting value




Fig. 2 Total power dissipation.  $R_{th\ h-a}$  includes  $R_{th\ mb-h}$  which is expected when heat-sink compound is used.  $R_{th\ j-mb} \leq 5\ K/W$ .

## CHARACTERISTICS

$T_{amb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified.

### Supply voltage/output stage

Supply voltage	$V_{9-8} = V_S$		9 to 30 V
Output voltage		$\geq$	$V_{5-8} - 2,2\text{ V}$
at $-I_6 = 1,1\text{ A}$	$V_{6-8}$	typ.	$V_{5-8} - 1,9\text{ V}$
at $I_6 = 1,1\text{ A}$	$V_{6-8}$	typ.	1,3 V
		$\leq$	1,6 V
Flyback generator output voltage at $-I_6 = 1,1\text{ A}$	$V_{7-8}$	typ.	$V_S - 2,2\text{ V}$
Peak output current	$\pm I_6$	$\leq$	1,2 A
Flyback generator peak current	$\pm I_7$	$\leq$	1,2 A

### Feedback

Input quiescent current	$-I_4; 10$	typ.	0,1 $\mu\text{A}$
-------------------------	------------	------	-------------------

### Synchronization

Sync input pulse	$V_{2-8}$		1 to 12 V
Tracking range		typ.	28 %

### Oscillator/sawtooth generator

Oscillator frequency control input voltage	$V_{1-8}$		6 to 9 V
Sawtooth generator output voltage	$V_{3-8}$		0 to $V_S - 1\text{ V}$
	$V_{11-8}$		0 to $V_S - 2\text{ V}$
Sawtooth generator output current	$-I_3$		0 to 4 mA
	$I_{11}$	$\geq$	-2 $\mu\text{A}$
		$\leq$	+30 mA
Oscillator temperature dependency			
$T_{case} = 20\text{ to }100\text{ }^{\circ}\text{C}$	$(\Delta f/f)/\Delta T_{case}$	typ.	$10^{-4}\text{ K}^{-1}$
Oscillator voltage dependency			
$V_S = 10\text{ to }30\text{ V}$	$(\Delta f/f)/\Delta V_S$	typ.	$4 \times 10^{-4}\text{ V}^{-1}$

### Blanking pulse generator

Output voltage			
at $V_S = 24\text{ V}; I_2 = 1\text{ mA}$	$V_{2-8}$	typ.	18,5 V
Output current	$-I_2$	$\leq$	3 mA
Output resistance	$R_{2-8}$	typ.	410 $\Omega$
Blanking pulse duration at 50 Hz sync	$t_b$	typ.	$1,4 \pm 0,07\text{ ms}$

### 50 Hz/60 Hz switch capability

Saturation voltage; LOW voltage level	$V_{12-8}$	typ.	1 V
Output leakage current	$I_{12}$	typ.	1 $\mu\text{A}$

**Thermal resistance/junction temperature**

From junction to mounting base	$R_{thj-mb}$	$\leq$	5 K/W
Junction temperature; switching point thermal protection	$T_j$	typ.	$150 \pm 8$ °C

**PINNING**

1. Oscillator adjustment	8. Ground
2. Synchronization input/blanking output	9. Positive supply ( $V_G$ )
3. Sawtooth generator output	10. Reference voltage
4. Preamplicifier input	11. Sawtooth capacitor
5. Positive supply of output stage	12. 50 Hz/ 60 Hz switching voltage
6. Output	13. Oscillator capacitor
7. Flyback generator output	

**APPLICATION INFORMATION**

The function is described against the corresponding pin number

## 1, 13. Oscillator

The oscillator frequency is determined by a potentiometer at pin 1 and a capacitor at pin 13.

## 2. Sync input/blanking output

Combination of sync input and blanking output. The oscillator has to be synchronized by a positive-going pulse between 1 and 12 V. The integrated frequency detector delivers a switching level at pin 12.

The blanking pulse amplitude is 20 V with a load of 1 mA.

## 3. Sawtooth generator output

The sawtooth signal is fed via a buffer stage to pin 3. It delivers the signal which is used for linearity control, and drive of the preamplifier. The sawtooth is applied via a shaping network to pin 11 (linearity) and via a resistor to pin 4 (preamplifier).

## 4. Preamplicifier input

The d.c. voltage is proportional to the output voltage (d.c. feedback). The a.c. voltage is proportional to the sum of the buffered sawtooth voltage at pin 3 and the voltage, with opposite polarity, at the feedback resistor (a.c. feedback).

## 5. Positive supply of output stage

This supply is obtained from the flyback generator. An electrolytic capacitor between pins 7 and 5, and a diode between pins 5 and 9 have to be connected for proper operation of the flyback generator.

## 6. Output of class-B power stage

The vertical deflection coil is connected to this pin, via a series connection of a coupling capacitor and a feedback resistor, to ground.

## 7. Flyback generator output

An electrolytic capacitor has to be connected between pins 7 and 5 to complete the flyback generator.

## 8. Negative supply (ground)

Negative supply of output stage and small signal part.

## 9. Positive supply

The supply voltage at this pin is used to supply the flyback generator, voltage stabilizer, blanking pulse generator and buffer stage.

## APPLICATION INFORMATION (continued)

## 10. Reference voltage of preamplifier

External adjustment and decoupling of reference voltage of the preamplifier.

## 11. Sawtooth capacitor

This sawtooth capacitor has been split to realize linearity control.

## 12. 50 Hz/60 Hz switching level


This pin delivers a LOW voltage level for 50 Hz and a HIGH voltage level for 60 Hz. The amplitudes of the sawtooth signals can be made equal for 50 Hz and 60 Hz with these levels.

The following application data are measured in Figs 3 and 4.

			30AX system (26 V) Fig. 3	30AX system (26 V/12 V) Fig. 4	PIL-S4 system Fig. 3
System supply voltages	$V_{S1}$	typ.	26	26	26 V
	$V_{S2}$	typ.	—	12	— V
System supply currents	$I_{S1}$	typ.	315	330	195 mA
	$I_{S2}$	typ.	—	—35	— mA
Output voltage	$V_{6-8}$	typ.	14	14,6	13,5 V
Output voltage (peak value)	$V_{6-8}$	typ.	42	42	49 V
Deflection current (peak-to-peak value)	$I_6(p-p)$	typ.	2,2	2,2	1,32 A
Flyback time	$t_{fl}$	typ.	1	0,9	1,1 ms
Total power dissipation per package	$P_{tot}$	typ.	4,1	4	3 W
		max.	4,8	4,8	3,4 W*
Oscillator frequency unsynchronized	$f$	typ.	46,5	46,5	46,5 Hz


\* Calculated with  $\Delta V_S = +5\%$  and  $\Delta R_{yoke} = -7\%$ .





(1) Condition for pin 12: LOW voltage level = 50 Hz; HIGH voltage level = 60 Hz.

Fig. 3 Typical vertical deflection circuit for 30AX system (26 V). The values given in parentheses and the dotted components are valid for the PIL-S4 system.



(1) Condition for pin 12: LOW voltage level = 50 Hz; HIGH voltage level = 60 Hz.

Fig. 4 Typical vertical deflection circuit for 30AX system (V<sub>S1</sub> = 26 V, V<sub>S2</sub> = 12 V) in quasi-bridge connection.

## VERTICAL DEFLECTION CIRCUIT

The TDA2654 is a monolithic integrated circuit for vertical deflection in monochrome and tiny-vision colour television receivers.

The circuit incorporates the following functions:

- Oscillator
- Synchronization circuit
- Blanking pulse generator
- Sawtooth generator
- S-correction and linearity circuit
- Comparator and drive circuit
- Output stage
- Supply for pre-stages via internal voltage divider
- Thermal protection circuit
- Controlled switch-on

### QUICK REFERENCE DATA

Supply voltage range (ref. to tab = ground)	$V_p$	10 to 36 V	←
Output current (peak-to-peak value)	$I_g(p-p)$	max. 2 A	
Total power dissipation	$P_{tot}$	max. 5 W	
Operating junction temperature	$T_j$	max. 150 °C	
Thermal resistance from junction to tab	$R_{th j-tab}$	= 10 °C/W	←

### PACKAGE OUTLINE

9-lead SIL; plastic (SOT-110B).




Fig. 1 Block diagram.

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

All voltages and currents refer to the tab (ground) connection.

**Voltages**

Pin 2	V <sub>2</sub>	max.	5 V	
Pin 3	V <sub>3</sub>	max.	17 V	
Pin 4	V <sub>4</sub>	max.	17 V	
Pin 5	V <sub>5</sub>	max.	6 V	
Pin 6	V <sub>6</sub>	max.	13 V	
Pin 7	V <sub>7</sub>	max.	18 V	
Pin 8	V <sub>8</sub> (V <sub>p</sub> )	max.	36 V	←

**Currents**

Pin 1	+I <sub>1</sub>	max.	1 mA
	-I <sub>1</sub>	max.	5 mA
Pin 2	I <sub>2</sub>	max.	2,5 mA
Pin 3	I <sub>3</sub>	max.	30 mA
Pin 4	I <sub>4</sub>	max.	30 mA
Pin 5	±I <sub>5</sub>	max.	1 mA
Pin 6	±I <sub>6</sub>	max.	3 mA
Pin 9 (repetitive)	±I <sub>9</sub>	max.	1 A
Pin 9 (non-repetitive)	±I <sub>9</sub>	max.	1,25 A
Total power dissipation (see also Fig. 2)	P <sub>tot</sub>	max.	5 W
Storage temperature	T <sub>stg</sub>		-25 to + 150 °C
Operating junction temperature	T <sub>j</sub>	max.	150 °C




Fig. 2 Total power dissipation. The graph takes into account an  $R_{th\ tab-h} = 1\text{ }^{\circ}\text{C/W}$  which is to be expected when the tab is connected to a heatsink with one 3 mm bolt, without using heatsink compound.  $R_{th\ j-tab} = 10\text{ }^{\circ}\text{C/W}$ .

## → CHARACTERISTICS

$T_{amb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified; voltages and currents ref. to tab (ground)

			mono-chrome (Fig. 3)	portable mono-chrome (Fig. 4)	
Supply voltage (pin 8)	$V_P$	typ.	25	12	V
Supply current (pin 8)	$I_P$	typ.	175	170	mA
Total power dissipation	$P_{tot}$	typ.	3,3	1,5	W
Output voltage (peak-to-peak value)	$V_9$ (p-p)	typ.	22	8,5	V
Blanking pulse; $I_1 = 1\text{ mA}$	$V_1$	typ.	11	6,5	V
Blanking pulse duration	$t_p$	typ.	1,3	1,5	ms
D.C. input voltage (pin 6)	$V_6$	typ.	3,7	2,2	V
Deflection current (peak-to-peak value)	$I_9$ (p-p)	typ.	1,1	1,1	A
Flyback time	$t$	typ.	1,3	1,5	ms
Free running oscillator frequency	$f_{osc}$	typ.	46	46	Hz
Oscillator thermal drift		typ.	-0,01	-0,01	Hz/ $^{\circ}\text{C}$
Oscillator voltage shift		typ.	-0,13	-0,13	Hz/V
Tracking range oscillator		typ.	18	18	%
Synchronization input voltage	$V_2$	>	1	1	V
Voltage divider ratio	$V_7/V_8$	typ.	0,51	0,51	
Input resistance pin 7	$R_7$	typ.	2,8	2,8	k $\Omega$
Recommended thermal resistance of heatsink for $T_{amb}$ up to $70\text{ }^{\circ}\text{C}$	$R_{th\ h-a}$	<	13	24*	$^{\circ}\text{C}/\text{W}$

\* Recommended value, heatsink not strictly required.

## PINNING

- |                                       |                               |
|---------------------------------------|-------------------------------|
| 1. Blanking pulse output              | 6. Feedback input             |
| 2. Synchronization input              | 7. Voltage divider            |
| 3. Oscillator timing network          | 8. Positive supply            |
| 4. Sawtooth generator                 | 9. Output                     |
| 5. S-correction and linearity control | Tab. Negative supply (ground) |

## APPLICATION INFORMATION (see also Fig. 1)

The function is described against the corresponding pin number

### 1. Blanking pulse output

When the IC is adjusted on a free running frequency of 46 Hz the internal blanking pulse generator delivers a blanking pulse with a duration between 1,2 ms and 1,5 ms. The circuit is, however, made such that when the flyback time of the deflection current is longer, the blanking pulse corresponds to the flyback time. The output voltage is high when the voltage at pin 9 is lower than nominal

→  $0,34 \times V_{pin7}$ .

### 2. Synchronization input

The oscillator has to be synchronized by a positive-going pulse. The circuit is made such that synchronization is inhibited during the flyback time.

**APPLICATION INFORMATION** (continued)**3. Oscillator**

The oscillator frequency is set by the potentiometer P1 and resistor R2 between pins 3 and 7 and capacitor C1 between pin 3 and ground. For 50 Hz systems the free running frequency is preferably adjusted to 46 Hz.

**4. Sawtooth generator**

This pin supplies the charging and discharging currents of the capacitor between pin 4 and ground (C2).

**5. S-correction and linearity control**

The amount of S-correction can be set by the value of C3. For 110° deflection coils, e.g. AT1040/15, a capacitor of 15  $\mu\text{F}$  will give the right value for S-correction. For 90° deflection systems (e.g. AT1235/00) a nearly linear deflection current is required, this can be achieved by increasing C3 to 100  $\mu\text{F}$ . The linearity can be adjusted by potentiometer P2.

**6. Output current feedback**

To this pin is applied a part of the output current measured across R6 and superimposed on a d.c. voltage derived from the voltage across the output coupling capacitor. This signal is compared with the internal reference sawtooth. The internal reference sawtooth has an amplitude of about 0,54 V peak to peak and a d.c. level of about 3,7 V, for a supply voltage of 25 V at pin 8. ←

**7. Internal voltage divider decoupling**

The voltage on this pin is about half the supply voltage at pin 8 and is applied to the bases of emitter followers supplying the pre-stages of the IC. This voltage controls the amplitude of the internal reference sawtooth. In this way tracking with the line deflection system is achieved when the supply voltage at pin 8 is derived from the line output transformer. ←

**8. Positive supply**

The value depends on the deflection coil.

**9. Output**

The deflection coil is connected to ground via coupling capacitor C9 and current sensing resistor R6. The line frequency superimposed on the output voltage may be too high due to the current feedback system. The line frequency ripple can be decreased by connecting a resistor across the deflection coil. The flyback time can be influenced by the resistor divider (R4, R5) for the d.c. feedback to pin 6. ←

**Tab**

The tab is used as negative supply (ground) connection. Therefore, the tab should be well connected to the negative side of the power supply.

**Controlled switch-on**

This feature is achieved by charging the a.c. coupling capacitor (C4; connected to pin 6) from an internal current source of about 3 mA (voltage limited to maximum 15 V) for a short period after switch-on. The charging time can be influenced by the value of C5 (connected to pin 7). Discharging of C4 results in a slowly increasing deflection current after a delay of about 1 second. The blanking voltage at pin 1 is high during this delay. ←




Fig. 3 Monochrome 110° vertical deflection system.



APPLICATION INFORMATION (continued)




Fig. 4 Monochrome 110° vertical deflection system.



## VERTICAL DEFLECTION CIRCUIT

### GENERAL DESCRIPTION

The TDA2655B is a monolithic integrated circuit for vertical deflection in colour television receivers with 90° picture tubes.

### Features

- Synchronization circuit
- Vertical oscillator; 50/60 Hz switch
- Sawtooth generator with buffer stage
- Preamplifier with fed-out inputs
- Output stage with thermal and short-circuit protection
- Flyback generator
- Blanking pulse generator with guard circuit
- Voltage stabilizer
- Frequency detector with memory and storage

### QUICK REFERENCE DATA

For 90° deflection; measured with respect to cooling fin (ground)

			concept 1*	concept 2*	
System supply voltages	V <sub>P1</sub>	typ.	22	22	V
	V <sub>P2</sub>	typ.	12	—	V
System supply currents	I <sub>P1</sub>	typ.	135	140	mA
	-I <sub>P2</sub>	typ.	8	—	mA
Deflection current (peak-to-peak value)	I <sub>g(p-p)</sub>	typ.	450	450	mA
Synchronization input voltage (peak-to-peak value)	V <sub>5(p-p)</sub>	min.	1	1	V

\*Concept 1: with two supply voltages ; concept 2: with one supply voltage. (See also Figs 2 and 3).

### PACKAGE OUTLINE

12-lead DIL; plastic with metal cooling fin (SOT-150).




Fig. 1 Block diagram.

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC134)

**Voltages**

with respect to cooling fin (ground)

Supply voltage (pin 11)	$V_{11} = V_p$	max.	40	V
Supply voltage output stage (pin 8)	$V_8$	max.	60	V
Pin 9	$V_9$	max.	60	V
	$-V_9$	max.	0	V
Pin 10	$V_{10}$	max.	40	V
Pin 3	$V_3$	max.	7	V
Pin 1	$V_1$	max.	40	V
Pin 6	$V_6$	max.	7	V
Pins 7 and 12	$V_7; V_{12}$	max.	24	V

**Currents**

Pin 10	$I_{10}$	max.	1,2	A
	$-I_{10}$	max.	1,5	A
Pin 5	$\pm I_5$	max.	10	mA
Pin 2	$I_2$	max.	3	mA
Pin 1	$I_1$	max.	50	mA
	$-I_1$	max.	0,1	mA
Pin 6	$-I_6$	max.	5	mA
Pin 4	$-I_4$	max.	1	mA
Pin 8, pin 9 and cooling fin	internally limited by the short-circuit protection circuit			

**Temperatures**

Total power dissipation	internally limited by the short-circuit protection circuit			
Storage temperature range	$T_{stg}$	-55 to +150 °C		
Operating ambient temperature range	$T_{amb}$	-25 °C to limiting value		

**PINNING**

pin number	function	pin number	function
1.	sawtooth capacitor	7.	feedback input
2.	frequency storage information	8.	positive supply of output stage
3.	oscillator capacitor	9.	output
4.	oscillator resistor (adjustment)	10.	flyback generator output
5.	synchronization input/blanking output	11.	positive supply ( $V_p$ )
6.	sawtooth buffer stage output	12.	preamplifier input

**CHARACTERISTICS**

$V_P = 22\text{ V}$ ;  $T_{amb} = 25\text{ }^\circ\text{C}$ ; these characteristics are measured with respect to cooling fin (ground), unless otherwise specified.

parameter	symbol	min.	typ.	max.	unit
<b>Supply voltage/output stage</b>					
Supply voltage	$V_{11} = V_P$	9	—	30	V
Output voltage at $I_g = 0,75\text{ A}$	$V_g$	—	1,2	1,4	V
at $-I_g = 0,75\text{ A}$	$V_g$	$(V_P - 1,9)$	$(V_P - 1,7)$	—	V
Flyback generator output voltage at $I_{10} = 0,75\text{ A}$	$V_{10}$	—	$(V_P - 2,0)$	—	V
Supply currents (without load)					
pin 11	$I_{11}$	—	10	—	mA
pin 8	$I_8$	—	3	—	mA
Output current	$\pm I_g$	—	—	1,2	A
Flyback generator peak current	$\pm I_{10}$	—	—	1,2	A
<b>Feedback</b>					
Preamplifier quiescent input currents	$-I_7 = -I_{12}$	—	0,1	—	$\mu\text{A}$
<b>Synchronization</b>					
Sync input voltage range	$V_5$	1,0	—	—	V
Synchronizing range		—	28	—	%
<b>Oscillator/sawtooth generator</b>					
Frequency setting input voltage	$V_4$	6	—	9	V
Sawtooth generator output voltage (peak value)	$V_{1(m)}$	0	$(V_P - 2)$	—	V
Sawtooth generator output current	$I_1$	—	—	30	mA
Sawtooth generator leakage current	$-I_1$	2	—	—	$\mu\text{A}$
Oscillator temperature dependency $T_{case} = 20\text{ to }100\text{ }^\circ\text{C}$	$(\Delta f/f)/\Delta T_{case}$	—	$10^{-4}$	—	$\text{K}^{-1}$
Oscillator voltage dependency $V_P = 10\text{ to }30\text{ V}$	$(\Delta f/f)/\Delta V_P$	—	$10^{-3}$	—	$\text{V}^{-1}$
<b>Blanking pulse generator</b>					
Output voltage (at $I_5 = 1\text{ mA}$ )	$V_5$	—	20	—	V
Output resistance	$R_5$	—	410	—	$\Omega$
Output current (at $V_P = 21\text{ V}$ )	$-I_5$	—	—	5	mA
Blanking pulse duration at 50 Hz sync	$t_b$	1,33	1,4	1,47	ms
<b>50/60 Hz frequency detector</b>					
Output saturation voltage (LOW level for 50 Hz)	$V_2$	—	1	—	V
Leakage current	$I_2$	—	1	—	$\mu\text{A}$

parameter	symbol	min.	typ.	max.	unit
<b>Buffer stage</b>					
Output voltage	$V_{6(m)}$	0	$(V_P - 1)$	—	V
Output current	$-I_6$	—	—	4	mA
<b>Thermal resistance</b>					
From junction to case (cooling fin)	$R_{th\ j-c}$	—	—	15	K/W
<b>Junction temperature</b>					
Switching point thermal protection	$T_j$	142	150	158	°C

**APPLICATION INFORMATION**

The following application data is obtained from measurements made on the circuits shown in Figs 2 and 3, application circuits for 90° deflection systems. Measurements are made with respect to the cooling fin (ground).

			Fig. 2 concept 1*	Fig. 3 concept 2*	
System supply voltages	$V_{P1}$	typ.	22	22	V
	$V_{P2}$	typ.	12	—	V
Supply currents	$I_{P1}$	typ.	135	140	mA
	$-I_{P2}$	typ.	8	—	mA
Output voltage (d.c. value)	$V_g$	typ.	12,2	13,8	V
Output voltage (peak-to-peak value)	$V_{g(p-p)}$	typ.	42	43	V
Output current (peak value)	$-I_{g(m)}$	typ.	450	450	mA
Deflection current (peak-to-peak value)	$I_{defl\ (p-p)}$	typ.	850	850	mA
Flyback time	$t_{fl}$	typ.	0,9	1,0	ms
Oscillator frequency adjustment without sync	$f_o$	typ.	46,5	46,5	Hz
Total power dissipation per package (see note)	$P_{tot}$	max.	1,8	1,8	W
Ambient temperature	$T_{amb}$	max.	70	70	°C
Thermal resistance (junction to ambient)	$R_{th\ j-a}$	max.	40	40	K/W

\*Concept 1 : with two supply voltages; concept 2 : with one supply voltage.

**Note**

Calculated with  $\Delta V_{P1}$  of +5% and  $\Delta R_{defl}$  of -7%.




Fig. 2 Typical application circuit with two supply voltages; for use with 90° picture tubes.



MO708




Fig. 3 Typical application circuit for a single supply voltage; for use with 90° picture tubes.



## FM LIMITER/DEMODULATOR


The TDA2730 is a monolithic integrated circuit for use in audio-visual equipment, e. g. : video recorders and video disc players.

The circuit comprises an f. m. limiter/demodulator for the playback signal, a video amplifier and an electronic switch, which can be used for drop-out elimination.

### QUICK REFERENCE DATA

Supply voltage	$V_{6-11}$	typ.	12 V
Supply current	$I_6$	typ.	42 mA
Input signal range (peak-to-peak value)	$V_{4-5(p-p)}$		30 to 2000 mV
Video output signal (peak-to-peak value)	$V_{2-11(p-p)}$	typ.	4 V


### BLOCK DIAGRAM



### PACKAGE OUTLINE

16-lead DIL; plastic (SOT-38).

CIRCUIT DIAGRAM



**RATINGS** Limiting values in accordance with the Absolute Maximum System (IEC 134)

Voltage

Supply voltage  $V_{6-11}$  max. 13 V


Power dissipation

Total power dissipation  
(see also derating curve below)  $P_{tot}$  max. 1.25 W

Temperatures

Storage temperature  $T_{stg}$  -65 to +125 °C

Operating ambient temperature see derating curve below



## CHARACTERISTICS measured in the circuit on in Fig. 1

<u>Supply voltage range</u>	$V_{6-11}$	typ. 12 V 11 to 13 V
-----------------------------	------------	-------------------------

The following characteristics are measured at  $V_{6-11} = 12$  V;  $T_{amb} = 25$  °C

<u>Supply current</u>	$I_6$	typ. 42 mA 25 to 54 mA
-----------------------	-------	---------------------------

### Limiter

Start of limiting (-3 dB) $f_0 = 4$ MHz; peak-to-peak value	$V_{4-5(p-p)}$	typ. 0,8 V
Input signal range for constant luminance output (peak-to-peak value)	$V_{4-5(p-p)}$	30 to 2000 mV
Output voltage (peak-to-peak value)	$V_{12-13(p-p)}$	typ. 750 mV
Available output voltage at an external load of 1 k $\Omega$ ; peak-to-peak value	$V_{12-13(p-p)}$	> 5 V

### Demodulator

Measured at  $I_1 = 4$  mA;  $|Z_{16-11}| = 1,5$  k $\Omega$ ; delay time  $\tau = 64$  ns;  $\Delta f = 1,4$  MHz  
( $f_L = 3,0$  MHz,  $f_H = 4,4$  MHz)

Current ratio	$I_1/I_{16}$	typ. 1
Output voltage (peak-to-peak value)	$V_{16-11}$	typ. 540 mV

### Drop-out switch

Input drive voltage range	$V_{7;9-11}$	6,5 to 12 V
Voltage drop between input and output for signal flow from pin 7 to pin 8	$V_{7-8}$	typ. 1,5 V
for signal flow from pin 9 to pin 8	$V_{9-8}$	typ. 1,5 V
Input offset voltage	$ V_{7-8} - V_{9-8} $	< 20 mV
Switch actuating input voltage for signal flow from pin 7 to pin 8	$V_{10-11}$	0 to 2,7 V
for signal flow from pin 9 to pin 8	$V_{10-11}$	3,7 to 6,0 V
Output impedance at 1.5 mA by internal load	$Z_{8-11}$	emitter follower

**CHARACTERISTICS** (continued)**Video amplifier**

Input voltage level	V <sub>3-11</sub>	typ.	730	mV
Output voltage level	V <sub>2-11</sub>	typ.	5.5	V
Open loop gain	G	typ.	43	dB
Bandwidth (3 dB)	B	typ.	8.8	MHz
Output voltage (peak-to-peak value; see note)	V <sub>2-11(p-p)</sub>	typ.	4	V

Note

The gain of the amplifier is determined by the feedback network comprising the impedances between pins 2 and 3, and pins 8 and 3. The values quoted apply to the circuit in Fig. 1.

**PINNING**

- |                                |                              |
|--------------------------------|------------------------------|
| 1. Current setting demodulator | 9. Switch input              |
| 2. Video amplifier output      | 10. Switch actuating input   |
| 3. Video amplifier input       | 11. Negative supply (ground) |
| 4. F.M. signal input           | 12. Limiter output           |
| 5. F.M. signal input           | 13. Limiter output           |
| 6. Positive supply             | 14. Demodulator input        |
| 7. Switch input                | 15. Demodulator input        |
| 8. Switch output               | 16. Demodulator output       |

**APPLICATION INFORMATION****The function is quoted against the corresponding pin number**1. Current setting of demodulator

The current into this pin directly **determines** the amplitude and the d. c. level of the demodulator output. At  $I_1 = 4$  mA, optimum temperature compensation is obtained.

2. Video amplifier output

A signal up to 4 V peak-to-peak is available from this output (Fig.1).

This can be the video signal (Fig.1) or the f.m. signal to the delay line (drop-out elimination: Fig.2).

3. Video amplifier input

The demodulator output signal is the input signal to this pin (Fig.1) or the f.m. modulated signal (Fig.2).

4. F.M. signal input (in conjunction with pin 5)

A frequency modulated signal of 1 V peak-to-peak is applied between pins 4 and 5. D.C. feedback from the limiter output is applied to stabilize the operation.

5. F.M. signal input

See pin 4.

**APPLICATION INFORMATION** (continued)6. Positive supply

Correct operation can be obtained in the range 11 to 13 V.

7. Switch input

The signal applied to pin 7 or to pin 9 is transferred to pin 8, depending on the switch position. For an input level between 0 and 2,7 V at pin 10, the signal at pin 7 is transferred to pin 8, and when between 3,7 and 6 V the input signal at pin 9 is transferred to pin 8.

The signal at pin 7 or pin 9 may vary from 6,5 to 12 V.

The signal at pin 8 is 1,5 V below the value at pin 7 or 9.

The difference in input level at pins 7 and 9, to obtain equal output at pin 8, will be less than 20 mV.

8. Switch output

See pin 7.

9. Switch input

See pin 7.

10. Switch actuating input

See pin 7.

11. Negative supply (ground)12. Limiter output

A balanced signal is available between pins 12 and 13. The signal amplitude is limited to 750 mV at both outputs.

13. Limiter output

See pin 12.

14. Demodulator input

A phase shifted signal (with respect to the internally applied signal) is applied between pins 14 and 15.

15. Demodulator input

See pin 14.

16. Demodulator output

The output signal is proportional to:

- current into pin 1
- slope of the phase characteristic of the network between pins 12 and 13, and pins 14 and 15
- impedance level at the output
- the sweep ( $\Delta f$ ) of the f. m. signal.

A signal of typically 540 mV is available at this pin when using the component values in Fig. 1 and  $\Delta f = 1,4$  MHz.



APPLICATION INFORMATION (continued)  
Test circuit




Fig.1

APPLICATION INFORMATION (continued)




Fig. 2. Drop-out eliminator.

## AMPLIFIER AND DROP-OUT IDENTIFICATION CIRCUIT

### GENERAL DESCRIPTION

The TDA2740 is a monolithic integrated circuit intended for use in colour television receivers. It also can be used, in conjunction with the TDA2730, in the reproduction part of video recorder sets. The circuit incorporates the following functions:

- Electronic switch
- A.G.C. FM amplifier with display drive capability
- Drop-out detector
- Schmitt-trigger for generating a drop-out pulse





Fig. 1 Block diagram.

### PACKAGE OUTLINE

16-lead DIL; plastic (SOT-38).



7Z87202

Fig. 2 Test circuit.

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage (pin 13)	$V_{13-16} = V_p$	max.	13 V
Total power dissipation	$P_{tot}$	max.	780 mW
Storage temperature range	$T_{stg}$	–25 to +150	°C
Operating ambient temperature range	$T_{amb}$	–20 to +90	°C

**CHARACTERISTICS**

$V_p = 12\text{ V}$ ;  $T_{amb} = 25\text{ °C}$ ; measured in Fig. 2; unless otherwise specified

parameter	symbol	min.	typ.	max.	unit
<b>Supply</b>					
Supply voltage range (pin 13)	$V_p$	11,5	12	13	V
Supply current (pin 13)	$I_p$	30	40	60	mA
<b>Electronic switch</b>					
Input voltages (d.c.)	$V_{4;7-16}$	6,5	7,1	7,5	V
Input impedances	$ Z_{4;7-16} $	–	1	–	k $\Omega$
Input voltages (pin 6)					
for signal from pin 7 to pin 8	$V_6$	0	–	1,7	V
for signal from pin 4 to pin 8	$V_6$	2,7	–	$V_p$	V
Input current (pin 6)	$I_6$	–	–	60	$\mu$ A
Output pin 8		open collector			
Output current (d.c.)	$I_8$	1,3	1,8	2,5	mA
Output voltage	$V_{8-16}$	6,7	–	$V_p$	V
Forward transfer admittance	$ Y_f $	2,45	3,3	4,45	mS
2nd harmonic suppression referred to a sinusoidal signal at pin 4 or 7 of $V_{4;7(p-p)} = 500\text{ mV}$ ; $f = 4\text{ MHz}$	$\alpha$	–	–43	–	dB
<b>A.G.C. amplifier and display driver</b>					
Input voltages (d.c.)	$V_{14;15-16}$	2,3	2,6	2,9	V
Input impedance	$ Z_{14-15} $	–	1,2	–	k $\Omega$
Input voltage range (peak-to-peak value)	$V_{14-15(p-p)}$	6	–	60	mV
Output voltage (peak-to-peak value)	$V_{1(p-p)}$	0,7	1	1,4	V
Open-loop voltage gain at $f = 4\text{ MHz}$	$G_{ov}$	43	46	49	dB
Bandwidth (–3 dB) within control range	B	7	–	–	MHz
Output voltage (d.c.)	$V_{1-16}$	5,0	6,7	8,5	V
Output impedance	$Z_{1-16}$	emitter follower			
Input voltage (d.c.)	$V_{2-16}$	2,2	2,5	2,8	V
Input impedance	$ Z_{2-16} $	–	2,3	–	k $\Omega$
Output pin 5		open collector			

CHARACTERISTICS (continued)

parameter	symbol	min.	typ.	max.	unit
<b>A.G.C. amplifier and display driver (continued)</b>					
Display current (pin 5) without input signal	$I_5$	—	—	400	$\mu A$
with input signal of 60 mV (peak to peak)	$I_5$	—	1,3	—	mA
D.C. voltage at pin 3 without input signal	$V_{3-16}$	1,1	1,5	1,9	V
with input signal	$V_{3-16}$	2,4	2,7	3,2	V
<b>Drop-out detector</b>					
Input voltage (d.c.)	$V_{12-16}$	2,6	2,8	3,0	V
Input impedance	$ Z_{12-16} $	—	1	—	k $\Omega$
Input voltage (a.c.) (peak-to-peak value) for negative-going threshold ( $t_{PLH}$ )	$V_{12(p-p)}$	9	18	36	mV
for positive-going threshold ( $t_{PHL}$ )	$V_{12(p-p)}$	11	26	60	mV
Output pin 11		open collector			
Maximum output current	$I_{11}$	—	2,3	—	mA
Output current (d.c.) without input signal	$I_{11}$	—	1,3	—	mA
<b>Schmitt-trigger (see Fig. 3)</b>					
Threshold voltage: ON	$V_{9-16}$	10,05	10,15	10,30	V
Threshold voltage: OFF	$V_{9-16}$	9,65	9,80	9,95	V
Input impedance	$ Z_{9-13} $	—	1,2	—	k $\Omega$
Output voltage HIGH	$V_{10-16H}$	3,7	3,9	4,2	V
Output voltage LOW	$V_{10-16L}$	2,1	2,4	2,7	V
Output impedance	$Z_{10-16}$	emitter follower			




Fig. 3 Schmitt-trigger output voltage as a function of the input voltage.

## TELEVISION SOUND COMBINATION

The TDA2791 contains the following functions:

- Limiter/amplifier
- F.M. detector.
- Physiological d.c. volume control.
- D.C. tone control.

The limiter/amplifier is designed as a four-stage differential amplifier, to obtain good noise and interference suppression. The detector is a balanced quadrature demodulator.

During VTR operation audio signals can be inserted before the tone and volume control circuits. The limiter amplifier and demodulator must be switched off by grounding pin 2. This switching action occurs without a d.c. shift, so that no transients will be noticed in the speaker. The circuit is very flexible in its application because the characteristics of the various controls can be adapted by changing external component values.

### QUICK REFERENCE DATA

Supply voltage	$V_{13-3}$	typ.	12 V
Total current drain	$I_{13}$	typ.	61 mA
Frequency	$f_o$		5,5 MHz
Input voltage at start of limiting (r.m.s. value)	$V_{i(rms)}$	typ.	100 $\mu$ V
A.M. rejection at $V_i = 5$ mV	$\alpha$	typ.	60 dB
A.F. output voltage at $\Delta f = \pm 27$ kHz (r.m.s. value) (at pin 7 after de-emphasis)	$V_{o(rms)}$	typ.	700 mV
D.C. bass control range		<	+16 -19 dB
D.C. treble control range		<	+12 -15 dB
D.C. volume control range		>	-75 dB

### PACKAGE OUTLINE

16-lead DIL; plastic (SOT-38).




Fig. 1a Circuit diagram; continued in Fig. 1b.






Fig. 1b Circuit diagram; continued from Fig. 1a; for line 'n' see Fig. 1d.




Fig. 1c Circuit diagram; continued from Fig. 1b; continued in Fig. 1d.




Fig. 1d Circuit diagram, continued from Fig. 1c and Fig. 1b.




Fig. 2 Block diagram.

## RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)


Supply voltage  $V_{13-3}$  max. 13,2 V

Fig. 3 Power derating curve.

Storage temperature	$T_{stg}$	-25 to + 130 $^{\circ}C$
Operating ambient temperature	$T_{amb}$	-25 to + 65 $^{\circ}C$

## CHARACTERISTICS

Measured in Fig. 9 at  $T_{amb} = 25^{\circ}C$ ;  $V_{13-3} = 12 V$ ;  $f = 5,5 MHz$  (unless otherwise specified)

Supply voltage range	$V_{13-3}$	10,8 to 13,2 V
Total current drain	$I_{13}$	43 to 79 mA

## Limiter/amplifier/demodulator (note 1)

Input limiting voltage at $V_{7-3} = -3 dB$ (r.m.s. value)	$V_{i(rms)}$	typ.	100 $\mu V$
Input impedance	$ Z_{1-3} $	typ.	200 k $\Omega$
A.M. rejection			
$V_i = 0,5 mV$	$\alpha$	typ.	50 dB
$V_i = 1 mV$	$\alpha$	typ.	50 dB
$V_i = 5 mV$	$\alpha$	typ.	60 dB
$V_i = 50 mV$	$\alpha$	typ.	55 dB

## A.F. output voltage at pin 7 (r.m.s. value)

$f_m = 1 kHz$ ; $\Delta f = \pm 27 kHz$ ; $V_i = 5 mV$ ; $Q_{L3} = 12,5$	$V_{O(rms)}$	typ.	700 mV
--	--------------	------	--------

## Notes

- The quadrature reference circuit must be tuned in such a way that there is no difference in the demodulator d.c. output voltage when the limiter input is switched from signal to no signal.
- See test set-up Fig. 4.

**CHARACTERISTICS** (continued)

Total harmonic distortion at pin 7

 $f_m = 1 \text{ kHz}; \Delta f = \pm 27 \text{ kHz}; V_i = 5 \text{ mV}$  $d_{\text{tot}}$  typ. 0,35 %Zero-point stability at 30  $\mu\text{V}$  to 10 mV; pin 7

typ. 2 kHz

Hum suppression; pin 7

typ. 20 dB

Signal-to-noise ratio at pin 7

 $f_m = 1 \text{ kHz}; \Delta f = \pm 27 \text{ kHz}; V_i = 5 \text{ mV}$  (note 1)

S/N typ. 63 dB

Demodulator output impedance

 $|Z_{7-3}|$  typ. 25  $\Omega$ **A.F. amplifier**

Input voltage bass control circuit at pin 16 (r.m.s. value)

at  $\Delta f = \pm 27 \text{ kHz}$  $V_{i(\text{rms})}$  typ. 215 mV

Bass control

see graph, Fig. 5

Input impedance

 $|Z_{14-3}|$  typ. 500 k $\Omega$ 

Treble control

see graph, Fig. 6

Input impedance

 $|Z_{11-3}|$  typ. 500 k $\Omega$ 

Control voltages for flat frequency characteristic

 $V_{11-3}$  typ. 3,2 V $V_{14-3}$  typ. 3,2 V

Volume control

see graph, Fig. 7

Input current at  $V_{8-3} = 4 \text{ V}$  $I_g$  typ. 40  $\mu\text{A}$ 

Physiological volume control (bass and treble compensation)

see graph, Fig. 8

Voltage gain of audio part

 $f = 1 \text{ kHz}; V_{11-3} = 3,2 \text{ V}; V_{14-3} = 3,2 \text{ V}; V_{8-3} = 4 \text{ V}$  $G_v$  typ. 4 dB

D.C. volume control range

&gt; -75 dB

Weighted signal-to-noise ratio

 $V_{i(\text{rms})} = 215 \text{ mV}; -24 \text{ dB}$  volume control (notes 1 and 2)

typ. 56 dB

Total harmonic distortion at output

 $f = 1 \text{ kHz}; V_{i(\text{rms})} = 215 \text{ mV}$ 

(related to max. output; note 2) at:

0 dB

 $d_{\text{tot}}$  typ. 0,2 %

-20 dB

 $d_{\text{tot}}$  typ. 0,4 %

## Notes

1. Specified according to DIN 45405; weighted noise (peak value).
2. Measured at flat-tone control characteristics.




Fig. 4 Test set-up.

7Z84218




Fig. 5 Bass control curve;  $f = 40 \text{ Hz}$ ;  
 $V_{11-3} = 3,2 \text{ V}$ ;  $V_{8-3} = 4 \text{ V}$ .





Fig. 6 Treble control curve;  $f = 15 \text{ kHz}$ ;  
 $V_{14-3} = 3,2 \text{ V}$ ;  $V_{8-3} = 4 \text{ V}$ .



(1) This is actually the a.f. output voltage as shown in Fig. 9.

Fig. 7 Volume control curve;  $f = 1 \text{ kHz}$ .  
 $V_{14-3} = 3,2 \text{ V}$ ;  $V_{11-3} = 3,2 \text{ V}$ .




Fig. 8 Physiological volume control curves (typical values);  $V_{14-3} = 3,2 \text{ V}$ ;  $V_{11-3} = 3,2 \text{ V}$ .

**APPLICATION INFORMATION**

The function is quoted against the corresponding pin number

1. Limiter input.
2. The decoupling capacitor for the internal limiter feedback is connected to this pin.
3. Negative supply (ground).
4. Limiter output for external feedback to pin 1.
- 5 and 6. External tank circuit (demodulator reference signal).
7. Demodulator output.
8. D.C. volume control.
- 9 and 10. External circuit for physiological volume control.
11. D.C. treble control.
12. External capacitor for treble control.
13. Positive supply.
14. D.C. bass control.
- 15 and 16. External circuit for bass control.






Fig. 9 Application circuit diagram.



## TV STEREO/DUAL SOUND IDENTIFICATION DECODER

The TDA2795 is a monolithic integrated circuit for stereo/dual sound in television receivers.

The circuit incorporates the following functions:


- Controlled pilot signal amplifier.
- Envelope demodulator.
- Two separate signal paths for processing the identification frequencies: operational amplifier for active filter, integral evaluation circuit with TTL compatible 'open collector' outputs.
- Stereo indicator driver.

### QUICK REFERENCE DATA

Supply voltage	$V_S$	typ.	12 V
Supply current	$I_S$	typ.	8 mA
Nominal input voltage at $f = 54,6875$ kHz	$V_i$	typ.	10 mV
Input impedance	$ Z_i $	$\geq$	500 k $\Omega$
Operational amplifier			
open loop voltage gain at 200 Hz	$G_O$	$\geq$	78 dB
input resistance	$R_i$	$\geq$	1 M $\Omega$
output resistance	$R_O$	$\leq$	3,5 k $\Omega$
Supply voltage range	$V_S$		10,8 to 13,2 V
Operating ambient temperature range	$T_{amb}$		-20 to +70 °C

### PACKAGE OUTLINE

18-lead DIL; plastic (SOT-102DS).



7284638.1

Fig. 1 Block diagram; C1 and C2 values 22 to 150 nF (dependent on switching time); values given in parenthesis are for G = 4 at 117,5/274,1 Hz;  $C_x = 3,3$  nF.

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage (pin 7)	$V_{7-18} = V_S$	max.	15 V
Signal input (pin 13)	$V_{13-18}$	max.	$V_S$ V
	$-V_{13-18}$	max.	0,5 V
Switch outputs (pins 1, 2 and 3)	$V_{1-18}$	max.	18 V
	$I_1$	max.	50 mA
	$V_{2; 3-18}$	max.	15 V
	$I_{2;3}$	max.	5 mA
	$-V_{1;2; 3-18}$	max.	0,5 V
Total power dissipation	$P_{tot}$	max.	800 mW
Storage temperature range	$T_{stg}$		-25 to +125 °C
Operating ambient temperature range	$T_{amb}$		-20 to +70 °C

**CHARACTERISTICS**

$V_S = 12$  V;  $T_{amb} = 25$  °C, unless otherwise specified; measured in Fig. 1, at  $V_i = 10$  mV;  $f = 54,6875$  kHz amplitude modulated with  $f_{m1} = 117,5$  Hz or  $f_{m2} = 274,1$  Hz;  $m_1 = m_2 = 50\%$ .

Supply voltage range	$V_S$		10,8 to 13,2 V
Supply current	$I_S$	typ.	8 mA
		≤	12 mA

**Pilot signal amplifier and envelope demodulator**

Maximum input voltage (peak-to-peak value)	$V_{i(p-p)}$	typ.	2 V
Input impedance	$ Z_{13-18} $	≥	500 kΩ
Voltage gain ( $V_{9-18}/V_{13-18}$ ) at $V_i = 1$ mV	$G_{V9-13}$	typ.	42 dB
Start of control at $V_i$	see Fig. 3		
Control range	$\Delta G_V$	≥	40 dB
Controlled output voltage (r.m.s. value) (pin 9)	$V_{O(rms)}$	typ.	550 mV

**Operational amplifiers**

Input bias current (pins 6 and 14)	$\pm I_{6; 14}$	≤	70 nA
Open loop voltage gain at $f = 200$ Hz	$G_O$	≥	78 dB
Available output current (pins 5 and 15)	$\pm I_{5; 15}$	≥	1,5 mA
Output resistance (pins 5 and 15)	$R_O$	typ.	2 kΩ
		≤	3,5 kΩ
Allowable load capacitance	$C_L$	≤	30 pF
Output offset voltage at $R_{5-6} = 560$ kΩ	$\pm V_{O5-8}$	≤	70 mV

**CHARACTERISTICS** (continued)**Evaluation circuitry**

Switch-on threshold voltage (pins 5 and 15)	$V_5; V_{15}$	typ.	1,0 V
Switch hysteresis	$\frac{V_{5on}}{V_{5off}} = \frac{V_{15on}}{V_{15off}}$	typ.	$3,8 \pm 0,5$ dB
Switch outputs (pins 2 and 3)			
allowable output current	$I_3; I_2$	$\leq$	2 mA
saturation voltage at $I_3 = I_2 = 1,5$ mA	$V_{3;2-18sat}$	$\leq$	0,35 V
leakage voltage at $I_3 = I_2 \leq 5$ $\mu$ A	$V_{3;2-18}$	$\leq$	15 V
Indicator driver (pin 1)			
allowable output current	$I_1$	$\leq$	40 mA
saturation voltage at $I_1 = 20$ mA	$V_{1-18sat}$	$\leq$	0,8 V
leakage voltage at $I_1 < 10$ $\mu$ A	$V_{1-18}$	$\leq$	18 V
<b>Internal reference voltage</b>			
Reference voltage (pin 8)	$V_{8-18}$	typ.	6 V
Available output current (pin 8)	$-I_8$	$\geq$	2 mA
	$+I_8$	$\geq$	0,6 mA
<b>Reference current source</b>			
Reference voltage (pin 17)	$V_{17-18}$	typ.	5,3 V
Internal bias resistor	$R_{i17}$	typ.	5 k $\Omega$
Allowable load resistor (pin 17)	$R_L$		180 to 270 k $\Omega$

7284639




Fig. 2 Band-pass curves for 117,5 Hz and 274,1 Hz.

7284640





Fig. 3 Controlled output voltage as a function of the input signal ( $Q_0 = 80$ ); pilot frequency  $f_0 = 54,6875 \text{ kHz}$ ;  $R_S$  is source resistance.

## GENERAL FILTER CALCULATIONS

## 1. Gain

Amplifier conditions:  $G_o \gg G_v$  and  $G_o \gg 2 \cdot Q^2$

$$G_v = - \frac{\frac{p}{R_1 \cdot C_1}}{p^2 + p \frac{C_1 + C_2}{R_3 \cdot C_1 \cdot C_2} + \frac{R_1 + R_2}{R_1 \cdot R_2 \cdot R_3 \cdot C_1 \cdot C_2}}, \text{ in which: } p = j\omega; G_v = \frac{V_o}{V_i}$$



## 2. Resonance frequency

$$\omega_r = \frac{1}{\sqrt{\frac{R_1 \cdot R_2}{R_1 + R_2} \cdot R_3 \cdot C_1 \cdot C_2}}$$

3. Gain at  $\omega = \omega_r$ 

$$-G_{vr} = \frac{C_2}{C_1 + C_2} \cdot \frac{R_3}{R_1}$$

## 4. Quality

$$Q = \frac{\sqrt{C_1 \cdot C_2}}{C_1 + C_2} \cdot \sqrt{\frac{R_3 (R_1 + R_2)}{R_1 \cdot R_2}}$$

## 5. Recommended components

C1 and C2: 5% MKC (metallized polycarbonate film capacitor)

R1, R2 and R3: 2% MR (metal film resistor)

or:

C1 and C2: 5% MKT (metallized polyester film capacitor)

R1, R2 and R3: 2% CR (carbon film resistor)



## INFRARED RECEIVER

The TDA3047 is for infrared reception with low power consumption.  
The difference between the TDA3047 and TDA3048 is the polarity of the output signal.

### Features

- H.F. amplifier with a control range of 66 dB
- Synchronous demodulator and reference amplifier
- A.G.C. detector
- Pulse shaper
- Q-factor killing of the input selectivity, which is controlled by the a.g.c. circuit
- Input voltage limiter

### QUICK REFERENCE DATA

Supply voltage (pin 8)	$V_P = V_{8-16}$	typ.	5 V
Supply current (pin 8)	$I_P = I_8$	typ.	2,1 mA
Input signal (peak-to-peak value) (100% AM; $f = 36$ kHz)	$V_{2-15(p-p)}$		0,02 to 200 mV
Output signal (peak-to-peak value)	$V_{9-16(p-p)}$	typ.	4,5 V




Fig. 1 Block diagram of TDA3047.

### PACKAGE OUTLINES

TDA3047P: 16-lead DIL; plastic (SOT-38).

TDA3047T: 16-lead mini-pack; plastic (SO-16L; SOT-162A).

## FUNCTIONAL DESCRIPTION

### General

The circuit operates from a 5 V supply and has a current consumption of 2 mA. The output is a current source which can drive or suppress a current of  $> 75 \mu\text{A}$  with a voltage swing of 4,5 V. The Q-killer circuit eliminates distortion of the output pulses due to the decay of the tuned input circuit at high input voltages. The input circuit is protected against signals of  $> 600 \text{ mV}$  by an input limiter. The typical input is an AM signal at a frequency of 36 kHz. Figures 3 and 4 show the circuit diagrams for the application of narrow-band and wide-band receivers respectively. Circuit description of the eight sections shown in Fig. 1 are given below.

### Controlled h.f. amplifier

The input signal is amplified by the gain-controlled amplifier. This circuit comprises three d.c. amplifier stages connected in cascade. The overall gain of the circuit is approximately 83 dB and the gain control range is in the order of 66 dB. Gain control is initially active in the second amplifier stage and is transferred to the first stage as limiting in the second stage occurs, thus maintaining optimum signal-to-noise ratio. Offset voltages in the d.c. coupled amplifier are minimized by two negative feedback loops; these also allow the circuit to have some series resistance of the decoupling capacitor. The output signal of the amplifier is applied to the reference amplifier and to the synchronous demodulator inputs.

### Reference amplifier

The reference amplifier amplifies and limits the input signal. The voltage gain is approximately 0 dB. The output signal of this amplifier is applied to the synchronous demodulator.

### Synchronous demodulator

In the synchronous demodulator the input signal and reference signal are multiplied. The demodulator output current is  $25 \mu\text{A}$  peak-to-peak. The output signal of the demodulator is fed to the input of the a.g.c. detector and to the input of the pulse-shaper circuit.

### A.G.C. detector

The a.g.c. detector comprises two n-p-n transistors operating as a differential pair. The top level of the output signal from the synchronous demodulator is detected by the a.g.c. circuit. Noise pulses are integrated by an internal capacitor. The output signal is amplified and applied to the first and second stages of the amplifier and to the Q-factor killer circuit.

### Pulse-shaper

The pulse-shaper comprises two n-p-n transistors operating as a differential pair connected in parallel with the a.g.c. differential pair. The slicing level of the pulse shaper is lower than the slicing level of the a.g.c. detector. The output of the pulse-shaper is determined by the voltage of the capacitor connected to pin 11, which is applied directly to the output buffer.

### Output buffer

The voltage of the pulse-shaper capacitor is fed to the base of the first transistor of a differential pair. To obtain a correct RC-5 code, a hysteresis circuit protects the output against spikes. The output at pin 9 is active *high*.

### Q-factor killer

Figure 3 shows the Q-factor killer in the narrow-band application. In this application it is necessary to decrease the Q-factor of the input selectivity particularly when large input signals occur at pins 2 and 15. In the narrow-band application the output of the Q-factor killer can be directly coupled to the input; pin 3 to pin 2 and pin 14 to pin 15.

**Input limiter**

In the narrow-band application high voltage peaks can occur on the input of the selectivity circuit. The input limiter limits these voltage peaks to approximately 0,7 V. Limiting is 0,9 V max. at  $I_1 = 3$  mA.

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage (pin 8)	$V_P = V_{8-16}$	max.	13,2 V
Output current pulse shaper (pin 11)	$I_{11}$	max.	10 mA
Voltages between pins*			
pins 2 and 15	$V_{2-15}$	max.	4,5 V
pins 4 and 13	$V_{4-13}$	max.	4,5 V
pins 5 and 6	$V_{5-6}$	max.	4,5 V
pins 7 and 10	$V_{7-10}$	max.	4,5 V
pins 9 and 11	$V_{9-11}$	max.	4,5 V
Storage temperature range	$T_{stg}$		-65 to + 150 °C
Operating ambient temperature range	$T_{amb}$		-25 to + 125 °C

\* All pins except pin 11 are short-circuit protected.

## CHARACTERISTICS

$V_P = V_{8-16} = 5 \text{ V}$ ;  $T_{\text{amb}} = 25 \text{ }^\circ\text{C}$ ; measured in Fig. 4; unless otherwise specified

parameter	symbol	min.	typ.	max.	unit
<b>Supply (pin 8)</b>					
Supply voltage	$V_P = V_{8-16}$	4,65	5,0	5,35	V
Supply current	$I_P = I_8$	1,2	2,1	3,0	mA
<b>Controlled h.f. amplifier (pins 2 and 15)</b>					
Minimum input signal (peak-to-peak value) at $f = 36 \text{ kHz}$ (note 1)	$V_{2-15(p-p)}$	—	15	25	$\mu\text{V}$
at $f = 36 \text{ kHz}$ (note 2)	$V_{2-15(p-p)}$	—	—	5	$\mu\text{V}$
A.G.C. control range (without Q-killing)		60	66	—	dB
Input signal for correct operation (peak-to-peak value; note 3)	$V_{2-15(p-p)}$	0,02	—	200	mV
Q-killing inactive ( $I_3 = I_{14} < 0,5 \mu\text{A}$ ) (peak-to-peak value)	$V_{2-15(p-p)}$	—	—	140	$\mu\text{V}$
Q-killing active ( $I_{14} = I_3 = \text{max.}$ ) (peak-to-peak value)	$V_{2-15(p-p)}$	28	—	—	mV
Q-killing range		see Fig. 2			
<b>Inputs</b>					
Input voltage (pin 2)	$V_{2-16}$	2,25	2,45	2,65	V
Input voltage (pin 15)	$V_{15-16}$	2,25	2,45	2,65	V
Input resistance (pin 2)	$R_{2-15}$	10	15	20	$\text{k}\Omega$
Input capacitance (pin 2)	$C_{2-15}$	—	3	—	pF
Input limiting (pin 1) at $I_1 = 3 \text{ mA}$	$V_{1-16}$	—	0,8	0,9	V
<b>Outputs</b>					
Output voltage <i>high</i> (pin 9) at $-I_9 = 75 \mu\text{A}$	$-V_{9-8}$	—	0,1	0,5	V
Output voltage <i>low</i> (pin 9) at $I_9 = 75 \mu\text{A}$	$V_{9-16}$	—	0,1	0,5	V
Output current; output voltage <i>high</i> at $V_{9-16} = 4,5 \text{ V}$	$-I_9$	75	120	—	$\mu\text{A}$
at $V_{9-16} = 3,0 \text{ V}$	$-I_9$	75	130	—	$\mu\text{A}$
at $V_{9-16} = 1,0 \text{ V}$	$-I_9$	75	140	—	$\mu\text{A}$
Output current; output voltage <i>low</i> at $V_{9-16} = 0,5 \text{ V}$	$I_9$	75	120	—	$\mu\text{A}$
Output resistance between pins 7 and 10	$R_{7-10}$	3,1	4,7	6,2	$\text{k}\Omega$

## Notes

1. Voltage pin 9 is *high*;  $-I_9 = 75 \mu\text{A}$ .
2. Voltage pin 9 remains *low*.
3. Undistorted output pulse with 100% AM input.

parameter	symbol	min.	typ.	max.	unit
<b>Pulse shaper (pin 11)</b>					
Trigger level in positive direction (voltage pin 9 changes from <i>high</i> to <i>low</i> )	V <sub>11-16</sub>	3,75	3,9	4,05	V
Trigger level in negative direction (voltage pin 9 changes from <i>low</i> to <i>high</i> )	V <sub>11-16</sub>	3,4	3,55	3,7	V
Hysteresis of trigger levels	$\Delta V_{11-16}$	0,25	0,35	0,45	V
<b>A.G.C. detector (pin 12)</b>					
A.G.C. capacitor charge current	-I <sub>12</sub>	3,3	4,7	6,1	$\mu A$
A.G.C. capacitor discharge current	I <sub>12</sub>	67	100	133	$\mu A$
<b>Q-factor killer (pins 3 and 14)</b>					
Output current (pin 3) at V <sub>12-16</sub> = 2 V	-I <sub>3</sub>	2,5	7,5	15	$\mu A$
Output current (pin 14) at V <sub>12-16</sub> = 2 V	-I <sub>14</sub>	2,5	7,5	15	$\mu A$





Fig. 2 Typical Q-factor killer current (pins 3 and 14) as a function of the peak-to-peak input voltage ( $V_{2-15}$ );  $I_{3, 14}$  is measured to ground,  $V_{2-15(p-p)}$  is a symmetrical square wave. Measured in Fig. 4;  $V_p = 5$  V.

APPLICATION INFORMATION



(1) N1 = 3,21  
N2 = 1  
Q = 16

(2) Q = 6

Fig. 3 Narrow-band receiver using TDA3047.




Fig. 4 Wide-band receiver with TDA3047.

For better sensitivity both 12 kΩ resistors may have a higher value.

## INFRARED RECEIVER

The TDA3048 is for infrared reception with low power consumption.

The difference between the TDA3048 and TDA3047 is the polarity of the output signal.

### Features

- H.F. amplifier with a control range of 66 dB
- Synchronous demodulator and reference amplifier
- A.G.C. detector
- Pulse shaper
- Q-factor killing of the input selectivity, which is controlled by the a.g.c. circuit
- Input voltage limiter

### QUICK REFERENCE DATA

Supply voltage (pin 8)	$V_P = V_{8-16}$	typ.	5 V
Supply current (pin 8)	$I_P = I_g$	typ.	2,1 mA
Input signal (peak-to-peak value) (100% AM; $f = 36$ kHz)	$V_{2-15(p-p)}$		0,02 to 200 mV
Output signal (peak-to-peak value)	$V_{9-16(p-p)}$	typ.	4,5 V




Fig. 1 Block diagram of TDA3048.

### PACKAGE OUTLINES

TDA3048P: 16-lead DIL; plastic (SOT-38).

TDA3048T: 16-lead mini-pack; plastic (SO-16L; SOT-162A).

## FUNCTIONAL DESCRIPTION

### General

The circuit operates from a 5 V supply and has a current consumption of 2 mA. The output is a current source which can drive or suppress a current of  $> 75 \mu\text{A}$  with a voltage swing of 4,5 V. The Q-killer circuit eliminates distortion of the output pulses due to the decay of the tuned input circuit at high input voltages. The input circuit is protected against signals of  $> 600 \text{ mV}$  by an input limiter. The typical input is an AM signal at a frequency of 36 kHz. Figures 3 and 4 show the circuit diagrams for the application of narrow-band and wide-band receivers respectively. Circuit description of the eight sections shown in Fig. 1 are given below.

### Controlled h.f. amplifier

The input signal is amplified by the gain-controlled amplifier. This circuit comprises three d.c. amplifier stages connected in cascade. The overall gain of the circuit is approximately 83 dB and the gain control range is in the order of 66 dB. Gain control is initially active in the second amplifier stage and is transferred to the first stage as limiting in the second stage occurs, thus maintaining optimum signal-to-noise ratio. Offset voltages in the d.c. coupled amplifier are minimized by two negative feedback loops; these also allow the circuit to have some series resistance of the decoupling capacitor. The output signal of the amplifier is applied to the reference amplifier and to the synchronous demodulator inputs.

### Reference amplifier

The reference amplifier amplifies and limits the input signal. The voltage gain is approximately 0 dB. The output signal of this amplifier is applied to the synchronous demodulator.

### Synchronous demodulator

In the synchronous demodulator the input signal and reference signal are multiplied. The demodulator output current is  $25 \mu\text{A}$  peak-to-peak. The output signal of the demodulator is fed to the input of the a.g.c. detector and to the input of the pulse-shaper circuit.

### A.G.C. detector

The a.g.c. detector comprises two n-p-n transistors operating as a differential pair. The top level of the output signal from the synchronous demodulator is detected by the a.g.c. circuit. Noise pulses are integrated by an internal capacitor. The output signal is amplified and applied to the first and second stages of the amplifier and to the Q-factor killer circuit.

### Pulse-shaper

The pulse-shaper comprises two n-p-n transistors operating as a differential pair connected in parallel with the a.g.c. differential pair. The slicing level of the pulse shaper is lower than the slicing level of the a.g.c. detector. The output of the pulse-shaper is determined by the voltage of the capacitor connected to pin 11, which is applied directly to the output buffer.

### Output buffer

The voltage of the pulse-shaper capacitor is fed to the base of the first transistor of a differential pair. To obtain a correct RC-5 code, a hysteresis circuit protects the output against spikes. The output at pin 9 is active *low*.

### Q-factor killer

Figure 3 shows the Q-factor killer in the narrow-band application. In this application it is necessary to decrease the Q-factor of the input selectivity particularly when large input signals occur at pins 2 and 15. In the narrow-band application the output of the Q-factor killer can be directly coupled to the input; pin 3 to pin 2 and pin 14 to pin 15.



**Input limiter**

In the narrow-band application high voltage peaks can occur on the input of the selectivity circuit. The input limiter limits these voltage peaks to approximately 0,7 V. Limiting is 0,9 V max. at  $I_1 = 3$  mA.

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage (pin 8)	$V_P = V_{8-16}$	max.	13,2 V
Output current pulse shaper (pin 11)	$I_{11}$	max.	10 mA
Voltages between pins*			
pins 2 and 15	$V_{2-15}$	max.	4,5 V
pins 4 and 13	$V_{4-13}$	max.	4,5 V
pins 5 and 6	$V_{5-6}$	max.	4,5 V
pins 7 and 10	$V_{7-10}$	max.	4,5 V
pins 9 and 11	$V_{9-11}$	max.	4,5 V
Storage temperature range	$T_{stg}$		-65 to + 150 °C
Operating ambient temperature range	$T_{amb}$		-25 to + 125 °C

\* All pins except pin 11 are short-circuit protected.

## CHARACTERISTICS

$V_P = V_{8-16} = 5 \text{ V}$ ;  $T_{\text{amb}} = 25 \text{ }^\circ\text{C}$ ; measured in Fig. 4; unless otherwise specified

parameter	symbol	min.	typ.	max.	unit
<b>Supply (pin 8)</b>					
Supply voltage	$V_P = V_{8-16}$	4,65	5,0	5,35	V
Supply current	$I_P = I_8$	1,2	2,1	3,0	mA
<b>Controlled h.f. amplifier (pins 2 and 15)</b>					
Minimum input signal (peak-to-peak value)					
at $f = 36 \text{ kHz}$ (note 1)	$V_{2-15(p-p)}$	—	15	25	$\mu\text{V}$
at $f = 36 \text{ kHz}$ (note 2)	$V_{2-15(p-p)}$	—	—	5	$\mu\text{V}$
A.G.C. control range (without Q-killing)		60	66	—	dB
Input signal for correct operation (peak-to-peak value; note 3)					
	$V_{2-15(p-p)}$	0,02	—	200	mV
Q-killing inactive ( $I_3 = I_{14} < 0,5 \mu\text{A}$ ) (peak-to-peak value)					
	$V_{2-15(p-p)}$	—	—	140	$\mu\text{V}$
Q-killing active ( $I_{14} = I_3 = \text{max.}$ ) (peak-to-peak value)					
	$V_{2-15(p-p)}$	28	—	—	mV
Q-killing range					
		see Fig. 2			
<b>Inputs</b>					
Input voltage (pin 2)	$V_{2-16}$	2,25	2,45	2,65	V
Input voltage (pin 15)	$V_{15-16}$	2,25	2,45	2,65	V
Input resistance (pin 2)	$R_{2-15}$	10	15	20	$\text{k}\Omega$
Input capacitance (pin 2)	$C_{2-15}$	—	3	—	pF
Input limiting (pin 1)					
at $I_1 = 3 \text{ mA}$	$V_{1-16}$	—	0,8	0,9	V
<b>Outputs</b>					
Output voltage <i>high</i> (pin 9)					
at $-I_9 = 75 \mu\text{A}$	$-V_{9-8}$	—	0,1	0,5	V
Output voltage <i>low</i> (pin 9)					
at $I_9 = 75 \mu\text{A}$	$V_{9-16}$	—	0,1	0,5	V
Output current; output voltage <i>low</i>					
$-V_{9-8} = 4,5 \text{ V}$	$I_9$	75	120	—	$\mu\text{A}$
$-V_{9-8} = 3,0 \text{ V}$	$I_9$	75	130	—	$\mu\text{A}$
$-V_{9-8} = 1,0 \text{ V}$	$I_9$	75	140	—	$\mu\text{A}$
Output current; output voltage <i>high</i>					
$-V_{9-8} = 0,5 \text{ V}$	$-I_9$	75	120	—	$\mu\text{A}$
Output resistance between pins 7 and 10	$R_{7-10}$	3,1	4,7	6,2	$\text{k}\Omega$

## Notes

1. Voltage pin 9 is *low*;  $I_9 = 75 \mu\text{A}$ .
2. Voltage pin 9 remains *high*.
3. Undistorted output pulse with 100% AM input.

parameter	symbol	min.	typ.	max.	unit
<b>Pulse shaper (pin 11)</b>					
Trigger level in positive direction (voltage pin 9 changes from <i>high</i> to <i>low</i> )	$V_{11-16}$	3,75	3,9	4,05	V
Trigger level in negative direction (voltage pin 9 changes from <i>low</i> to <i>high</i> )	$V_{11-16}$	3,4	3,55	3,7	V
Hysteresis of trigger levels	$\Delta V_{11-16}$	0,25	0,35	0,45	V
<b>A.G.C. detector (pin 12)</b>					
A.G.C. capacitor charge current	$-I_{12}$	3,3	4,7	6,1	$\mu\text{A}$
A.G.C. capacitor discharge current	$I_{12}$	67	100	133	$\mu\text{A}$
<b>Q-factor killer (pins 3 and 14)</b>					
Output current (pin 3) at $V_{12-16} = 2\text{ V}$	$-I_3$	2,5	7,5	15	$\mu\text{A}$
Output current (pin 14) at $V_{12-16} = 2\text{ V}$	$-I_{14}$	2,5	7,5	15	$\mu\text{A}$





Fig. 2 Typical Q-factor killer current (pins 3 and 14) as a function of the peak-to-peak input voltage ( $V_{2-15}$ );  $I_{3,14}$  is measured to ground,  $V_{2-15(p-p)}$  is a symmetrical square wave. Measured in Fig. 4;  $V_p = 5\text{ V}$ .

APPLICATION INFORMATION



(1)  $N1 = 3,21$   
 $N2 = 1$   
 $Q = 16$

(2)  $Q = 6$

Fig. 3 Narrow-band receiver using TDA3048.




Fig. 4 Wide-band receiver with TDA3048.

For better sensitivity both 12 kΩ resistors may have a higher value.

## VIDEO CONTROL COMBINATION

The TDA3501 is a monolithic integrated circuit performing the control functions in a PAL/SECAM decoder which additionally comprises the integrated circuits TDA3510 (PAL decoder) and/or TDA3520 (SECAM decoder).

The required input signals are: luminance and colour difference  $-(R-Y)$  and  $-(B-Y)$ , while linear RGB signals can be inserted from an external source.

RGB signals are provided at the output to drive the video output stages.

The TDA3501 has the following features:

- capacitive coupling of the input signals
- linear saturation control
- (G-Y) and RGB matrix
- insertion possibility of linear RGB signals, e.g. video text, video games, picture-in-picture, camera or slide-scanner
- equal black level for inserted and matrixed signals by clamping
- 3 identical channels for the RGB signals
- linear contrast and brightness control, operating on both the inserted and matrixed RGB signals
- horizontal and vertical blanking (black and ultra-black respectively) and black-level clamping obtained via a 3-level sandcastle pulse
- differential amplifiers with feedback-inputs for stabilization of the RGB output stages
- 2 d.c. gain controls for the green and blue output signals (white point adjustment)
- beam current limiting possibility

### QUICK REFERENCE DATA

Supply voltage	V <sub>6-24</sub>	typ.	12 V
Supply current	I <sub>6</sub>	typ.	100 mA
Luminance input signal (peak-to-peak value)	V <sub>15-24(p-p)</sub>	typ.	0,45 V
Luminance input resistance	R <sub>15-24</sub>	typ.	12 kΩ
Colour difference input signals (peak-to-peak values)			
$-(B-Y)$	V <sub>18-24(p-p)</sub>	typ.	1,33 V
$-(R-Y)$	V <sub>17-24(p-p)</sub>	typ.	1,05 V
Inserted RGB signals (peak-to-peak values)	V <sub>12,13,14-24(p-p)</sub>	typ.	1 V
Three-level sandcastle pulse detector	V <sub>10-24</sub>	typ.	2,5/4,5/8,0 V
Control voltage ranges			
brightness	V <sub>20-24</sub>		1 to 3 V
contrast	V <sub>19-24</sub>		2 to 4 V
saturation	V <sub>16-24</sub>		2,1 to 4 V

### PACKAGE OUTLINE

28-lead DIL; plastic (SOT-117).




Fig. 1 Block diagram.

## RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

		min.	max.	
Supply voltage	$V_P = V_{6-24}$	—	13,2	V
Voltages with respect to pin 24				
pins 1,4,26	$V_{1,4,26-24}$	$\frac{1}{2}V_P$	$V_P + 1$	V
pins 2,5,27	$V_{2,5,27-24}$	0	$V_P$	V
pin 10	$V_{10-24}$	0	$V_P$	V
pin 11	$V_{11-24}$	-0,5	3	V
pins 16,19,20	$V_{16,19,20-24}$	0	$\frac{1}{2}V_P$	V
pins 21,22	$V_{21,22-24}$	0	$V_P$	V
pin 23	$V_{23-24}$	0	$V_P$	V
pins 3,25,28; 7,8,9; 12,13,14; 15,17,18	no external d.c. voltage			
Current at pin 20	$I_{20}$	max.	5	mA
Total power dissipation	$P_{tot}$	max.	1,7	W
Storage temperature	$T_{stg}$		-25 to + 125	°C
Operating ambient temperature	$T_{amb}$		-20 to + 70	°C

## CHARACTERISTICS

Supply voltage range  $V_P$  10,8 to 13,2 VThe following characteristics are measured in Fig. 2;  $V_P = 12$  V;  $T_{amb} = 25$  °C; $V_{18-24(p-p)} = 1,33$  V;  $V_{17-24(p-p)} = 1,05$  V;  $V_{15-24(p-p)} = 0,45$  V;  $V_{12,13,14-24(p-p)} = 1$  V; unless otherwise specifiedCurrent consumption  $I_6$  typ. 100 mA

## Colour difference inputs

-(B-Y) input signal (peak-to-peak value)\*  $V_{18-24(p-p)}$  1,33 V-(R-Y) input signal (peak-to-peak value)\*  $V_{17-24(p-p)}$  1,05 VInternal resistance of colour difference sources < 200  $\Omega$ Input resistance  $R_{17,18-24}$  > 100 k $\Omega$ Internal d.c. voltage due to clamping  $V_{17,18-24}$  typ. 4,2 V

## Saturation control

control voltage range for a change of saturation from -20 dB to + 6 dB  $V_{16-24}$  2,1 to 4 Vcontrol voltage for attenuation > 40 dB  $V_{16-24}$  < 1,8 Vnominal saturation (6 dB below max.)  $V_{16-24}$  typ. 3 Vinput current  $I_{16}$  < 20  $\mu$ A

\* For saturated colour bar with 75% of maximum amplitude.

**CHARACTERISTICS** (continued)**(G-Y) matrix**

Matrixed according the equation

$$V_{(G-Y)} = -0,51 V_{(R-Y)} - 0,19 V_{(B-Y)}$$

**Luminance amplifier**

Input signal (peak-to-peak)	$V_{15-24(p-p)}$	0,45 V
Input resistance	$R_{15-24}$	typ. 12 k $\Omega$
Internal d.c. voltage	$V_{15-24}$	typ. 2,7 V

**RGB channels**

Signal switching input voltage for insertion on level	$V_{11-24}$	0,9 to 1,5 V
off level	$V_{11-24}$	-0,5 to +0,3 V
Input current	$I_{11}$	-100 to +200 $\mu$ A
Signal insertion		
external RGB input signal (peak-to-peak value)*	$V_{12,13,14-24(p-p)}$	1 V
internal d.c. voltage due to clamping	$V_{12,13,14-24}$	typ. 3,5 V
input current	$I_{12,13,14}$	< 5 $\mu$ A
Contrast control		
control voltage range for a change of contrast from -17 dB to +3 dB	$V_{19-24}$	2 to 4 V
nominal contrast (3 dB below max.)	$V_{19-24}$	typ. 3,4 V
control voltage for -6 dB	$V_{19-24}$	typ. 2,7 V
input current at $V_{23-24} \geq 6$ V	$I_{19}$	< 2,5 $\mu$ A
Beam current limiting		
internal d.c. voltage	$V_{23-24}$	typ. 6 V
input resistance	$R_{23-24}$	typ. 10 k $\Omega$
input current contrast control		
$V_{23-24} = 5,8$ V	$I_{19}$	typ. 0,7 mA
$V_{23-24} = 5,7$ V	$I_{19}$	typ. 10 mA
$V_{23-24} = 5,6$ V	$I_{19}$	typ. 16 mA
Brightness control		
control voltage range	$V_{20-24}$	1 to 3 V
nominal brightness voltage	$V_{20-24}$	2 V
input current	$I_{20}$	< 10 $\mu$ A
control voltage for nominal black level which equals the inserted artificial black level	$V_{20-24}$	typ. 2 V
change of black level in the control range related to the nominal luminance signal (black-white)		typ. $\pm 50$ %

\* During the clamping time (see sandcastle detector Fig. 1), the inserted RGB signals are clamped to the same black level as the internal RGB signals. For proper clamping, the internal resistance of the external signal sources should be < 200  $\Omega$ .



## Internal signal limiting\*

signal limiting for nominal luminance  
(black to white = 100%)

black	typ.	-25 %
white	typ.	125 %

## White point adjustment

## A.C. voltage gain \*\*

at $V_{21,22-24} = 6 \text{ V}$		100 %
at $V_{21,22-24} = 0 \text{ V}$	<	60 %
at $V_{21,22-24} = 12 \text{ V}$	>	140 %

Input resistance	$R_{21,22-24}$	typ.	20 k $\Omega$
------------------	----------------	------	---------------

## Differential output amplifier

## Feedback inputs (pins 2,5,27)

d.c. voltage during clamping  $V_{2,5,27-24}$  5,79 to 5,95 V

voltage difference between the feedback inputs  $\Delta V$  < 80 mV

input resistance  $R_{2,5,27-24}$  > 100 k $\Omega$

## Output amplifiers (pins 1,4,26)

transconductance  $\frac{\Delta I_1}{\Delta V_{2-24}} = \frac{\Delta I_4}{\Delta V_{5-24}} = \frac{\Delta I_{26}}{\Delta V_{27-24}}$  typ. 20 mA/V

integrated load resistance  $R_{1,4,26-24}$  typ. 610  $\Omega$

output current (peak value) at  $V_{1,4,26-24} = 8,2 \text{ V}$   $\pm I_{1,4,26 \text{ m}}$  typ. 5 mA

## Gain data

At nominal contrast, saturation and white point adjustment

Voltage gain between Y-input (pin 15) and feedback inputs (pins 2,5,27)  $G_{2,5,27-15}$  typ. 10 dB

Frequency response (0 to 5 MHz)  $d_{2,5,27-15}$  < 3 dB

Voltage gain between colour difference inputs (pins 17 and 18) and feedback inputs (pin 5 and 27)  $G_{5-18} = G_{27-17}$  typ. 0 dB

Frequency response (0 to 2 MHz)  $d_{5-18} = d_{27-17}$  < 3 dB

Voltage gain between signal display inputs (pins 12,13,14) and feedback inputs (pins 2,5,27)  $G_{2-13} = G_{5-12} = G_{27-14}$  typ. 0 dB

Frequency response (0 to 5 MHz)  $d_{2-13} = d_{5-12} = d_{27-14}$  < 3 dB

\* Brightness, contrast and saturation control in nominal position.

\*\* With input pins 21 and 22 not connected an internal bias voltage of 6 V is supplied.

**CHARACTERISTICS** (continued)**Sandcastle detector**

There are 3 internal thresholds (proportional to  $V_p$ )  
the following amplitudes are required for  
separating the various pulses:

horizontal and vertical blanking pulses (note 1)	$V_{10-24}$	>	2 V
		<	3 V
horizontal pulse (note 2)	$V_{10-24}$	>	4 V
		<	5 V
clamping pulse (note 3)	$V_{10-24}$	>	7,5 V
d.c. voltage for artificial black level (note 4) (scan and flyback)	$V_{10-24}$	>	7,5 V
no keying	$V_{10-24}$	<	1 V
Input current	$-I_{10}$	<	100 $\mu$ A

**Notes**

1. Blanking to ultra-black (-20%).
2. Insertion of artificial black level.
3. Pulse duration > 3,5  $\mu$ s.
4. This function will also be obtained by leaving pin 10 open.




Fig. 2 Application circuit diagram.



## VIDEO CONTROL COMBINATION CIRCUIT

with automatic cut-off control

The TDA3505 performs the control functions in a PAL/SECAM decoder, which also comprises the TDA3510 (PAL decoder) and/or TDA3530 (SECAM decoder).

The required input signals are: luminance and colour difference  $-(R-Y)$  and  $-(B-Y)$ , while linear RGB signals can be inserted from external sources. RGB output signals are delivered for driving the video output stages. This circuit provides automatic cut-off control of the picture tube. The TDA3505 has the following features:

- capacitive coupling of the colour difference and luminance input signals with black level clamping in the input stages
- linear saturation control in the colour difference stages
- (G-Y) and RGB matrix
- linear transmission of inserted signals
- equal black levels for inserted and matrixed signals
- 3 identical channels for the RGB signals
- linear contrast and brightness control, operating on both the inserted and matrixed RGB signals
- peak beam current limiting input
- horizontal and vertical blanking and clamping of the three input signals obtained via a 3-level sandcastle pulse
- d.c. gain controls for each of the RGB output signals (white point adjustment)
- emitter-follower outputs for driving the RGB output stages
- input for automatic cut-off control of the picture tube
- compensation for leakage current of the picture tube

### QUICK REFERENCE DATA

Supply voltage	$V_{6-24} = V_p$	typ.	12 V
Supply current	$I_6 = I_p$	typ.	85 mA
Composite video input signal (peak-to-peak value)	$V_{15-24(p-p)}$	typ.	0,45 V
Input resistance	$R_{15-24}$	>	100 k $\Omega$
Colour difference input signals (peak-to-peak values)			
$-(B-Y)$	$V_{18-24(p-p)}$	typ.	1,33 V
$-(R-Y)$	$V_{17-24(p-p)}$	typ.	1,05 V
Inserted RGB signals (black-to-white values)	$V_{12,13,14-24(p-p)}$	typ.	1 V
Three-level sandcastle pulse (required input voltage)	$V_{10-24}$	typ.	2,5/4,5/8,0 V
Control voltage ranges			
brightness	$V_{20-24}$		1,0 to 3,0 V
contrast	$V_{19-24}$		2,0 to 4,3 V
saturation	$V_{16-24}$		2,0 to 4,3 V

PACKAGE OUTLINE 28-lead DIL; plastic (SOT-117).




Fig. 1a Part of block diagram; continued in Fig. 1b.




Fig. 1b Part of block diagram; continued from Fig. 1a.

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

		min.	max.	
Supply voltage	$V_P = V_{6-24}$	—	13,2	V
Voltages with respect to pin 24				
pin 26	$V_{26-24}$	0	$V_P$	V
pin 25	$V_{25-24}$	0	$V_P$	V
pin 10	$V_{10-24}$	0	$V_P$	V
pin 11	$V_{11-24}$	-0,5	3	V
pins 16, 19, 20	$V_{16,19,20-24}$	0	0,5 $V_P$	V
pins 21, 22, 23	$V_{21,22,23-24}$	0	$V_P$	V
pins 1, 3, 5; 2, 4, 28; 7, 8, 9; 12, 13, 14; 15, 17, 18; 27	no external d.c. voltage			
Currents				
pins 1, 3, 5	$-I_{1, 3, 5}$	max.	3	mA
pin 19	$I_{19}$	max.	10	mA
pin 20	$I_{20}$	max.	5	mA
pin 25	$-I_{25}$	max.	5	mA
Total power dissipation	$P_{tot}$	max.	1,7	W
Storage temperature range	$T_{stg}$		-25 to +125	°C
Operating ambient temperature range	$T_{amb}$		-20 to +70	°C

**CHARACTERISTICS**

Supply voltage range	$V_P = V_{6-24}$		10,8 to 13,2	V
The following characteristics are measured in a circuit similar to Fig. 2; $V_P = 12$ V; $T_{amb} = 25$ °C; $V_{18-24(p-p)} = 1,33$ V; $V_{17-24(p-p)} = 1,05$ V; $V_{15-24(p-p)} = 0,45$ V; $V_{12,13,14-24(p-p)} = 1$ V; unless otherwise specified				
Supply current	$I_6 = I_P$	typ.	85	mA
<b>Colour difference inputs</b>				
—(B-Y) input signal at pin 18 (peak-to-peak value)* $V_{18-24(p-p)}$		typ.	1,33	V
—(R-Y) input signal at pin 17 (peak-to-peak value)* $V_{17-24(p-p)}$		typ.	1,05	V
Input current during scanning	$I_{17, 18}$	<	1	µA
Input resistance	$R_{17,18-24}$	>	100	kΩ
Internal d.c. voltage due to clamping	$V_{17,18-24}$	typ.	4,2	V
<b>Saturation control at pin 16</b>				
control voltage range for a change of saturation from -20 dB to +6 dB	$V_{16-24}$		2,1 to 4,3	V
control voltage for attenuation > 40 dB	$V_{16-24}$	<	1,8	V
nominal saturation (6 dB below max.)	$V_{16-24}$	typ.	3,1	V
input current	$I_{16}$	<	20	µA

\* For saturated colour bar with 75% of maximum amplitude.



**(G-Y) matrix**

Matrixed according to the equation

$$V_{(G-Y)} = -0,51 V_{(R-Y)} - 0,19 V_{(B-Y)}$$

**Luminance amplifier (pin 15)**

Composite video input signal (peak-to-peak value)	$V_{15-24(p-p)}$	typ.	0,45 V
Input resistance	$R_{15-24}$	>	100 k $\Omega$
Internal d.c. voltage	$V_{15-24}$	typ.	2,7 V
Input current during scanning	$I_{15}$	<	1 $\mu$ A

**RGB channels**

Signal switching input voltage for insertion (pin 11)

on level	$V_{11-24}$		0,9 to 3 V
off level	$V_{11-24}$	<	0,4 V
Input current	$I_{11}$		-100 to + 200 $\mu$ A

Signal insertion (pin 12: blue; pin 13: green; pin 14: red)

external RGB input signal (black-to-white values)	$V_{12,13,14-24(p-p)}$	=	1 V
internal d.c. voltage due to clamping*	$V_{12,13,14-24}$	typ.	4,4 V
input current during scanning	$I_{12,13,14}$	<	1 $\mu$ A

Contrast control (pin 19)

control voltage range for a change of contrast from -18 dB to + 3 dB	$V_{19-24}$		2 to 4,3 V
nominal contrast (3 dB below max.)	$V_{19-24}$	typ.	3,6 V
control voltage for -6 dB	$V_{19-24}$	typ.	2,8 V
input current at $V_{25-24} \geq 6$ V	$I_{19}$	<	2 $\mu$ A

Peak beam current limiting (pin 25)

internal d.c. bias voltage	$V_{25-24}$	typ.	5,5 V
input resistance	$R_{25-24}$	typ.	10 k $\Omega$
input current at contrast control input at $V_{25-24} = 5,1$ V	$I_{19}$	typ.	17 mA

Brightness control (pin 20)

control voltage range	$V_{20-24}$		1 to 3 V
input current	$-I_{20}$	$\leq$	10 $\mu$ A
control voltage for nominal black level which equals the inserted artificial black level	$V_{20-24}$	typ.	2 V
change of black level in the control range related to the nominal luminance signal (black-white) for $\Delta V_{20-24} = 1$ V		typ.	50 %

\*  $V_{11-24} < 0,4$  V during clamping time: the black levels of the inserted RGB signals are clamped on the black levels of the internal RGB signals.

$V_{11-24} > 0,9$  V during clamping time: the black levels of the inserted signals are clamped on an internal d.c. voltage.

Correct clamping of the external RGB signals is only possible when they are synchronous with the sandcastle pulse.

**CHARACTERISTICS** (continued)

## Internal signal limiting

signal limiting for nominal luminance  
(black to white = 100%)

black	typ.	-25	%
white	typ.	120	%

**White point adjustment** (pin 21: blue; pin 22: green; pin 23: red)

## A.C. voltage gain (note 1)

at $V_{21,22,23-24} = 5,5$ V	typ.	100	%
at $V_{21,22,23-24} = 0$ V	=	60	%
at $V_{21,22,23-24} = 12$ V	=	140	%

Input resistance	$R_{21,22,23-24}$	typ.	20	k $\Omega$
------------------	-------------------	------	----	------------

**Emitter-follower outputs** (pin 1: red; pin 3: green; pin 5: blue)

At nominal contrast, saturation and white point adjustment

Output voltage (black-to-white signal, positive)	$V_{1,3,5-24(p-p)}$	typ.	2	V
Black level without automatic cut-off control ( $V_{28,2,4-24} = 10$ V)	$V_{1,3,5-24}$	typ.	6,7	V
Internal current source	$I_{source}$	typ.	3	mA
Cut-off current control range	$-\Delta V_{1,3,5-24}$	typ.	4,6	V

**Automatic cut-off control** (pin 26)

The measurement occurs in the following lines after start of the vertical blanking pulse:

- line 21: measurement of leakage current
- line 22: measurement of red cut-off current
- line 23: measurement of green cut-off current
- line 24: measurement of blue cut-off current

Input voltage range	$V_{26-24}$		0 to +6,5	V
---------------------	-------------	--	-----------	---

Voltage difference between cut-off current measurement (note 2) and leakage current measurement (note 3)	$\Delta V_{26-24}$	typ.	0,7	V
--	--------------------	------	-----	---

Input 26 switches to ground during horizontal flyback

**Notes**

1. With input pins 21, 22 and 23 not connected an internal bias voltage of 5,5 V is supplied.
2. Black level of measured channel is nominal; the other two channels are blanked to ultra-black.
3. All three channels blanked to ultra-black.  
The cut-off control cycle occurs when the vertical blanking part of the sandcastle pulse contains more than 3 line pulses.  
The internal signal blanking continues until the end of the last measurement line.  
The vertical blanking pulse is not allowed to contain more than 34 line pulses otherwise another control cycle begins.

**Gain data**

At nominal contrast, saturation and white point adjustment

Voltage gain with respect to Y-input (pin 15)	$G_{1,3,5-15}$	typ.	16 dB
Frequency response (0 to 5 MHz)	$d_{1,3,5-15}$	$\leq$	3 dB
Voltage gain with respect to colour difference inputs (pins 17 and 18)	$G_{5-18} = G_{1-17}$	typ.	6 dB
Frequency response (0 to 2 MHz)	$d_{5-18} = d_{1-17}$	$\leq$	3 dB
Voltage gain of inserted signals	$G_{1-14} = G_{3-13} = G_{5-12}$	typ.	6 dB
Frequency response (0 to 6 MHz)	$d_{1-14} = d_{3-13} = d_{5-12}$	$\leq$	3 dB

**Sandcastle detector (pin 10)**There are 3 internal thresholds (proportional to  $V_p$ ); note 1. The following amplitudes are required for separating the various pulses:

horizontal and vertical blanking pulses (note 2)	$V_{10-24}$	$>$	2 V
		$<$	3 V
horizontal pulse	$V_{10-24}$	$>$	4 V
		$<$	5 V
clamping pulse (note 3)	$V_{10-24}$	$>$	7,5 V
d.c. voltage for artificial black level (scan and flyback)	$V_{10-24}$	$>$	7,5 V
		$<$	1 V
input current	$-I_{10}$	$<$	110 $\mu$ A

**Notes**

- The thresholds are for
  - horizontal and vertical blanking:  $V_{10-24} = 1,5$  V
  - horizontal pulse:  $V_{10-24} = 3,5$  V
  - clamping pulse:  $V_{10-24} = 7,0$  V
- Blanking to ultra-black (-25%).
- Pulse duration  $\geq 3,5$   $\mu$ s.

# TDA3505




Fig. 2 Typical application circuit diagram using the TDA3505.

## PAL DECODER

The TDA3510 is a monolithic integrated colour decoder for the PAL standard.  
The circuit incorporates the following functions:

### Chrominance part

- Controlled chrominance amplifier
- Chrominance output stage with automatic standard switch for driving the 64  $\mu$ s delay line
- Blanking circuit for the colour burst signal

### Reference voltage and control voltage part

- 8,8 MHz reference oscillator with divider stage to obtain both the 4,4 MHz reference signals
- Gated phase comparison for an optimum noise ratio
- Circuit for obtaining the chrominance control voltage and a reference voltage
- Circuit for generating the colour killer signal and the identification signal

### Demodulator part


- Two synchronous demodulators for the (B-Y) and (R-Y) signals
- PAL flip-flop and PAL switch
- Flyback blanking incorporated in the synchronous demodulators
- (R-Y) and (B-Y) signal output stages, which are controlled by the colour killer with switchable d.c. voltage levels

### QUICK REFERENCE DATA

Supply voltage	$V_P = V_{9-24}$	typ.	12 V
Supply current	$I_g$	typ.	58 mA
Chrominance input signal (peak-to-peak value)	$V_{1-24(p-p)}$		10 to 200 mV
Sandcastle pulse			
burst gating level	$V_{20-24}$	>	7,5 V
blanking level	$V_{20-24}$	>	1,8 V
Colour difference output signals			
peak-to-peak values			
-(R-Y) signal	$V_{11-24(p-p)}$	typ.	1,05 V $\pm$ 3 dB
-(B-Y) signal	$V_{10-24(p-p)}$	typ.	1,33 V $\pm$ 3 dB

### PACKAGE OUTLINE

24-lead DIL; plastic (SOT-101A).



7284202

Fig. 1 Block diagram; for external capacitors see next page.

External capacitors in Fig. 1

capacitor	pins	
C1	22 - 24	filter capacitor for control voltage
C2	17 - 24	time constant for control voltage
C3	19 - 24	time constant for colour ON
C4	16 - 24	identification signal and colour OFF time constant
C5	18 - 24	load capacitor for the reference voltage
C6	8 - 24	time constant for the rise or fall time of the d.c. voltage level of the colour difference signal

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage range	$V_P = V_{9-24}$	10,8 to 13,2 V
Currents		
at pin 5	$-I_5$	max. 10 mA
at pins 10 and 11	$-I_{10}, -I_{11}$	max. 1 mA
at pin 21	$I_{21}$	max. 10 mA
Total power dissipation	$P_{tot}$	max. 1,1 W
Storage temperature	$T_{stg}$	-20 to + 125 °C
Operating ambient temperature	$T_{amb}$	-20 to + 65 °C

**CHARACTERISTICS** $V_P = 12 \text{ V}; T_{amb} = 25 \text{ °C}$ 

Supply current	$I_g$	typ. 58 mA
----------------	-------	------------

**Chrominance part**

Chrominance signal is asymmetric (pins 1, 2)

Input voltage range (peak-to-peak value)	$V_{1-24(p-p)}$	10 to 200 mV
Nominal input voltage (peak-to-peak value) with 75% colour bar signal	$V_{1-24(p-p)}$	typ. 100 mV
Input impedance	$ Z_i $	typ. 3,3 kΩ
Colour ON		
chrominance output voltage (peak-to-peak value) with 75% colour bar signal	$V_{5-24(p-p)}$	typ. 2 V
d.c. voltage at chrominance output	$V_{5-24}$	typ. 8 V
Colour OFF		
chrominance suppression		> 56 dB
d.c. voltage at chrominance output	$V_{5-24}$	typ. 4 V

**CHARACTERISTICS** (continued)

**Reference voltage and control voltage part**

Oscillator (8,8 MHz)

Gain	G <sub>14-15</sub>	>	8 dB
Input resistance	R <sub>15-24</sub>	typ.	270 Ω
Output resistance	R <sub>14-24</sub>	<	200 Ω
Catching range	Δf	typ.	500 Hz

Sandcastle pulse (pin 20)

Burst gating level	V <sub>20-24</sub>	>	7,5 V
Blanking level	V <sub>20-24</sub>	>	1,8 V

Colour switching voltage (open collector)

Maximum output current	I <sub>21max</sub>	typ.	10 mA
Colour ON	V <sub>21-24</sub>	typ.	V <sub>p</sub>
Colour OFF	V <sub>21-24</sub>	<	0,5 V
Reference output voltage	V <sub>18-24</sub>	typ.	5,5 V

Colour killer voltages

colour OFF at	V <sub>18-16</sub>	typ.	0 V
or at	V <sub>19-24</sub>	>	6 V
colour ON at	V <sub>18-16</sub>	typ.	1,5 V
or at	V <sub>19-24</sub>	<	4 V

Colour unkill delay; depends on C3

	t <sub>d</sub>	typ.	20 ms/μF
--	----------------	------	----------

Identification ON

V <sub>16-18</sub>	<	200 mV
--------------------	---	--------

**Demodulator part**

Delayed chrominance input signal (peak-to-peak value)  
with 75% colour bar signal

V <sub>7-24(p-p)</sub>	typ.	250 mV
------------------------	------	--------

Colour difference output signals (peak-to-peak values)

-(R-Y) signal	V <sub>11-24(p-p)</sub>	typ.	1,05 V ± 3 dB
-(B-Y) signal	V <sub>10-24(p-p)</sub>	typ.	1,33 V ± 3 dB

Ratio of colour difference output signals  
(R-Y)/(B-Y)

$\frac{V_{11-24}}{V_{10-24}}$	typ.	0,79 ± 10 %
-------------------------------	------	-------------

D.C. voltage at colour difference outputs

at colour ON	V <sub>10; 11-24</sub>	typ.	8 V
at colour OFF	V <sub>10; 11-24</sub>	typ.	4 V

Signal attenuation at colour OFF

	>	60 dB
--	---	-------

Residual 4,4 MHz signal

V <sub>10; 11-24</sub>	<	20 mV
------------------------	---	-------

H/2 ripple at (R-Y) output (peak-to-peak value)  
without input signal

V <sub>11-24(p-p)</sub>	<	10 mV
-------------------------	---	-------



## TELEVISION I.F. AMPLIFIERS AND DEMODULATORS

The TDA3540 and TDA3541 are i.f. amplifier and demodulator circuits for colour and black and white television receivers, using n-p-n tuners for the TDA3540 and p-n-p tuners for the TDA3541.

They incorporate the following functions:

- gain-controlled wide-band amplifier, providing complete i.f. gain
- synchronous demodulator with excellent intermodulation
- white spot inverter
- video preamplifier with noise protection
- a.f.c. circuit with a.f.c. on/off switch
- a.g.c. circuit with noise gating
- tuner a.g.c. output (n-p-n tuners: **TDA3540**; p-n-p tuners: **TDA3541**)
- external video switch which switches off the video output; e.g. for insertion of a VCR playback signal, by either a high or a low level.


## QUICK REFERENCE DATA

Supply voltage	$V_{11-13}$	typ.	12 V
Supply current	$I_{11}$	typ.	50 mA
I.F. input sensitivity at 38,9 MHz (r.m.s. value)	$V_{1-16}(\text{rms})$	typ.	60 $\mu\text{V}$
Video output voltage (white at 10% of top sync)	$V_{12-13}(\text{p-p})$	typ.	2,7 V
I.F. voltage gain control range	$G_v$	typ.	64 dB
Signal-to-noise ratio at $V_i = 10 \text{ mV}$	S/N	typ.	58 dB
A.F.C. output voltage swing (peak-to-peak value)	$V_{5-13}(\text{p-p})$	typ.	10,7 V

## PACKAGE OUTLINES

TDA3540; TDA3541: 16-lead DIL; plastic (SOT-38).

TDA3540Q; TDA3541Q: 16-lead QIL; plastic (SOT-58).



(1) VCR switch can be connected either to ground or to +12 V.

Fig. 1 Block diagram.

**PINNING**

- 1 - 16    Balanced i.f. input.
- 2 - 15    Decoupling capacitor for the d.c. feedback loop of the i.f. amplifier.
- 3        Adjusting pin for starting point of tuner a.g.c.
- 4        Tuner a.g.c. output.
- 5        A.F.C. output.
- 6        A.F.C. on/off switch.
- 7 - 10    A.F.C. circuitry to obtain  $\pi/2$  phase shift of the reference carrier.
- 8 - 9    Circuitry for passive regeneration of the i.f. picture carrier.
- 11       Positive power supply.
- 12       Video output.
- 13       Ground.
- 14       I.F. a.g.c.; VCR switch.

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage	V <sub>11-13</sub>	max.	13,2 V
I.F. a.g.c. voltage/VCR switch	V <sub>14-13</sub>	max.	13,2 V
Tuner a.g.c. voltage	V <sub>4-13</sub>	max.	12 V
A.F.C. switch voltage	V <sub>6-13</sub>	max.	13,2 V
Maximum voltage level at pin 12 with VCR switch active	V <sub>12-13</sub>	max.	5,0 V
D.C. output current at video output	I <sub>12</sub>	max.	10 mA
Total power dissipation	P <sub>tot</sub>	max.	1,2 W
Storage temperature range	T <sub>stg</sub>		-65 to + 150 °C
Operating ambient temperature range	T <sub>amb</sub>		-25 to + 70 °C

**CHARACTERISTICS** (measured in Fig. 8)

Supply voltage range	$V_{11-13}$	typ.	12 V 10,2 to 13,2 V
The following characteristics are measured at $T_{amb} = 25\text{ }^{\circ}\text{C}$ ; $V_{11-13} = 12\text{ V}$			
Current consumption (no input signal)	$I_{11}$	typ.	50 mA 35 to 70 mA
<b>I.F. amplifier</b> (note 1)			
I.F. sensitivity (onset of a.g.c.)	$V_{1-16}$	typ. <	60 $\mu\text{V}$ 100 $\mu\text{V}$
Input resistance (differential)	$R_{1-16}$	typ.	2 k $\Omega$ 1,5 to 3 k $\Omega$
Input capacitance (differential)	$C_{1-16}$	typ. <	2 pF 5 pF
Gain control range	$G_V$	typ.	64 dB
Output signal expansion for 50 dB input signal variation (note 2)	$\Delta V_{12-13}$	<	0,5 dB
Maximum input signal	$V_{1-16}$	>	70 mV
<b>Tuner a.g.c.</b> (note 1)			
Starting point tuner a.g.c.; adjustable (note 3)			
pin 3 connected with 39 k $\Omega$ to pin 11			
TDA3540	$V_{1-16}$	<	3 mV
TDA3541	$V_{1-16}$	<	3 mV
pin 3 connected with 39 k $\Omega$ to ground			
	$V_{1-16}$	>	70 mV
Maximum tuner a.g.c. output current swing	$I_4$	>	10 mA
Input signal variation (note 4) for a tuner a.g.c. current variation of:			
9 mA to 1 mA (TDA3540)	$\Delta V_{1-16}$	typ.	5 dB
1 mA to 9 mA (TDA3541)	$\Delta V_{1-16}$	typ.	5 dB
Output saturation voltage at $I_4 = 7\text{ mA}$	$V_{4-13sat}$	typ. <	200 mV 300 mV
Leakage current at $V_{4-13} = 12\text{ V}$	$I_4$	<	1 $\mu\text{A}$
Tuner a.g.c. characteristic see Fig. 5			
<b>Video output</b> (note 5)			
Zero-signal output level (note 6)	$V_{12-13}$	typ.	6 V 5,7 to 6,3 V
Top sync output level	$V_{12-13}$	typ.	2,95 V 2,80 to 3,10 V
Video output signal (peak-to-peak value) white at 10% of top sync	$V_{12-13(p-p)}$	typ.	2,7 V



**CHARACTERISTICS** (continued)

Signal-to-noise ratio (note 11)  
at 10 mV input signal

S/N	>	50 dB
	typ.	58 dB

at end of gain control range

S/N	>	54 dB
	typ.	61 dB

as a function of the input signal

see Fig. 6

**White spot and noise inverter** (see Fig. 4)

White spot inverter threshold level

V <sub>12-13</sub>	typ.	6,8 V
		6,3 to 7,3 V

White spot insertion level

V <sub>12-13</sub>	typ.	4,5 V
		4,2 to 4,8 V

Noise inverter threshold level

V <sub>12-13</sub>	typ.	1,8 V
		1,6 to 2,0 V

Noise insertion level

V <sub>12-13</sub>	typ.	3,8 V
		3,4 to 4,1 V




Fig. 4 Video output waveform showing white spot and noise inverter threshold levels.

**VCR switch**

Switches the output off:


below

V <sub>14-13</sub>	typ.	1,9 V
		1,4 to 2,4 V


above

V <sub>14-13</sub>	typ.	10,7 V
		10 to 11,3 V

A.F.C. (note 12)			
A.F.C. output voltage swing (peak-to-peak value)	$V_{5-13(p-p)}$	> typ.	10 V 10,7 V
Change of frequency for an a.f.c. output voltage swing of 10 V at 100% picture carrier	$\Delta f$	typ. <	70 kHz 150 kHz
at 10% picture carrier	$\Delta f$	typ. <	100 kHz 200 kHz
A.F.C. output voltage when tuned at 38,9 MHz	$V_{5-13}$	typ.	6 V
A.F.C. output voltage (no input signal)	$V_{5-13}$	typ.	6 V 4 to 8 V
A.F.C. switch switches off below	$V_{6-13}$	typ.	2,9 V 1,6 to 3,5 V
Recommended a.f.c. active voltage	$V_{6-13}$		3,5 to 6 V
	or: pin 6 floating		
A.F.C. switch leakage current at $V_{6-13} = 6 V$	$I_6$	<	1 $\mu A$
A.F.C. output current during a.f.c. off measured with $f_0 \pm 300 kHz$ and $V_{6-13} = 1,5 V$	$I_5$		-2,5 to +2,5 $\mu A$
A.F.C. output current during a.f.c. on	$I_5$	> typ.	1 mA 2 mA



(a)



(b)

Fig. 5 Typical tuner a.g.c. characteristics;  
pin 3 connected to the supply voltage (pin 11) with 39 k $\Omega$ .

a: TDA3540

b: TDA3541

**CHARACTERISTICS** (continued)

**Notes to characteristics**

1. All input signals are measured r.m.s. at top sync and 38,9 MHz.
2. Measured with 0 dB = 200  $\mu$ V.
3. Starting point of the tuner a.g.c. is defined as the input signal level where the tuner a.g.c. current is 9 mA for the **TDA3540** and 1 mA for the **TDA3541**.
4. Measured with pin 3 connected with 39 k $\Omega$  to the supply voltage (pin 11).
5. Measured at 10 mV r.m.s. top sync input signal.
6. So-called 'projected zero point', e.g. with switched demodulator.
7. Measured according to EBU test, line 330.  
The differential gain is expressed as a percentage of the difference in peak amplitudes between the largest and smallest section relative to the sub-carrier amplitude at blanking level.
8. Measured according to EBU test, line 330.  
The differential phase is defined as the difference in degrees between the largest and smallest phase angle of the six sections.
9.  $20 \log \frac{V_o \text{ at } 4,4 \text{ MHz}}{V_o \text{ at } 1,1 \text{ MHz}} + 3,6 \text{ dB.}$
10.  $20 \log \frac{V_o \text{ at } 4,4 \text{ MHz}}{V_o \text{ at } 3,3 \text{ MHz}} .$
11. Measured with a 75  $\Omega$  source;  $S/N = 20 \log \frac{V_o \text{ black-to-white}}{V_{n(rms)} \text{ at } B = 5 \text{ MHz}} .$
12. Measured with an input signal  $V_{1-16} = 10 \text{ mV}$  and a.f.c. output pin 5 symmetrically loaded with 100 k $\Omega$  to the supply voltage ( $V_{11-13}$ ) and 100 k $\Omega$  to ground.






Fig. 6 Signal-to-noise ratio as a function of the input voltage ( $V_{1-16}$ ).





Fig. 7 A.F.C. output voltage ( $V_{5-13}$ ) as a function of deviation of the i.f. vision carrier from its nominal frequency.

APPLICATION INFORMATION




Fig. 8 Typical application circuit diagram; Q of L1 and L2 = 80;  $f_0 = 38.9$  MHz.

7Z84197.3

## PAL DECODER

The TDA3560 is a monolithic integrated colour decoder for the PAL standard. It combines all functions required for the identification and demodulation of PAL signals. Furthermore it contains a luminance amplifier, an RGB-matrix and amplifier. These amplifiers supply output signals up to 5 V peak-to-peak (picture information) enabling direct drive of the output stages. The circuit also contains separate inputs for data insertion, analogue as well as digital, which can be used for Teletext information, channel number display, etc.

## QUICK REFERENCE DATA

Supply voltage	V <sub>1-27</sub>	typ.	12 V
Supply current	I <sub>1</sub>	typ.	85 mA
Luminance input signal (peak-to-peak value)	V <sub>10-27(p-p)</sub>	typ.	0,45 V
Chrominance input signal (peak-to-peak value)	V <sub>3-27(p-p)</sub>		55 to 1100 mV
Data input signals (peak-to-peak value)	V <sub>13,15,17-27(p-p)</sub>	typ.	1 V
RGB output signals at nominal contrast and saturation (peak-to-peak value)	V <sub>12,14,16-27(p-p)</sub>	typ.	5 V
Contrast control range		typ.	20 dB
Saturation control range		typ.	50 dB
Input for fast video-data signal switching	V <sub>9-27</sub>	typ.	1 V
Blanking input voltage	V <sub>8-27</sub>	typ.	1,5 V
Burst gating and black-level gating input voltage	V <sub>8-27</sub>	typ.	7 V

## PACKAGE OUTLINE

28-lead DIL; plastic (SOT-117).




Fig. 1 Block diagram.

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

		min.	max.
Supply voltage	$V_P = V_{1-27}$	—	13,2 V
Input saturation voltage	$V_{6-27}$	0	$V_P$ V
Input contrast voltage	$V_{7-27}$	0	$V_P$ V
Input blanking pulse and sandcastle	$V_{8-27}$	0	$V_P$ V
Input video-data switch voltage	$V_{9-27}$	0	$V_P$ V
Input brightness voltage	$V_{11-27}$	0	$V_P$ V
Power dissipation	see Fig. 2		
Storage temperature	$T_{stg}$	−25 to +150 °C	
Operating ambient temperature	$T_{amb}$	−25 to +65 °C	

**CHARACTERISTICS**

$V_{1-27} = 12$  V;  $V_{10-27(p-p)} = 0,45$  V;  $V_{3-27(p-p)} = 500$  mV;  $T_{amb} = 25$  °C; measured in Fig. 6; unless otherwise specified

Supply voltage range	$V_P$	typ. 12 V 8 to 13,2 V
Supply current	$I_1$	typ. 85 mA

**Luminance amplifier**

Input voltage (peak-to-peak value)	$V_{10-27(p-p)}$	typ. 0,45 V
Input current	$I_{10}$	< 1 $\mu$ A
Contrast control range		−17 to +3 dB
Contrast control voltage range	see Fig. 3	

**Chrominance amplifier**

Input voltage (peak-to-peak value)	$V_{3-27(p-p)}$	55 to 1100 mV
A.C.C. control range		> 30 dB
Output signal (peak-to-peak value) * burst signal (peak-to-peak value) = 0,5 V	$V_{28-27(p-p)}$	typ. 1,7 V
Saturation control range		> 50 dB
Saturation control voltage range	see Fig. 4	
Phase shift between burst and chrominance *		< 5°
Tracking between luminance and chrominance with contrast control over a range of 10 dB, starting at maximum contrast		typ. 1 dB

\* At nominal contrast and saturation setting. Nominal setting = maximum contrast −3 dB; maximum saturation −6 dB.

**CHARACTERISTICS** (continued)**Reference oscillator**

Phase locked loop:

– catching range (note 1)		>	500 Hz
– phase shift (note 2)		<	5°

Oscillator:

– input resistance	R <sub>26-27</sub>	typ.	300 Ω
– input capacitance	C <sub>26-27</sub>	<	10 pF
– output resistance	R <sub>25-27</sub>	typ.	200 Ω

A.C.C. generation:

– reference voltage	V <sub>4-27</sub>	typ.	4,6 V
– control voltage at nominal input signal	V <sub>2-27</sub>	typ.	4,7 V
– control voltage without burst	V <sub>2-27</sub>	typ.	2,4 V

**Demodulator circuit**

Input burst signal amplitude (peak-to-peak value)	V <sub>21,22-27(p-p)</sub>	typ.	60 mV
Ratio of demodulated signals without luminance input signal (B-Y)/(R-Y)	$\frac{V_{16-27}}{V_{12-27}}$	typ.	1,78
(G-Y)/(R-Y)	$\frac{V_{14-27}}{V_{12-27}}$	typ.	-0,51
(G-Y)/(B-Y)	$\frac{V_{14-27}}{V_{16-27}}$	typ.	-0,19

**RGB matrix and amplifiers**

Output voltage (peak-to-peak value) (note 3)	V <sub>12,14,16-27(p-p)</sub>	typ.	5 V
Maximum white level		typ.	9,3 V
Birghtness control voltage range	see Fig. 5		
Relative spread between R, G and B output signals		<	10 %
Variation of black level with contrast control	ΔV	<	200 mV
Relative black-level variation between the three stages during variation of contrast saturation, brightness and supply voltage		<	20 mV
Differential black-level drift over a temperature range of 40 °C		<	20 mV
Blanking level at RGB outputs		typ.	2,1 V
Signal-to-noise ratio of output signals (note 4)	S/N	>	62 dB

**Notes**

1. Frequency referred to 4,4 MHz carrier frequency.
2. For ± 400 Hz deviation of the oscillator frequency.
3. For nominal setting of the controls.
4. The signal-to-noise ratio is specified as the nominal peak-to-peak output signal with respect to r.m.s. noise.

Residual 8,8 MHz and higher harmonics on RGB-outputs (peak-to-peak value)		<	150 mV
Output impedance RGB outputs	$ Z_o $	typ.	50 $\Omega$
Frequency response of total luminance and RGB amplifier circuits for $f = 0$ to 5 MHz		<	-3 dB

**Signal insertion**

Input signals for an RGB output voltage of 5 V (peak-to-peak value)	V <sub>13,15,17-27</sub> (p-p)	typ.	1 V
Difference between the black levels of the RGB signals and the inserted signals at the output	$\Delta V$	<	260 mV
Output rise time	$t_r$	typ.	50 ns
Differential delay time for the three channels	$t_d$	<	40 ns

**Video-data switching**

Input voltage for switching from video to inserted signals	V <sub>9-27</sub>		0,9 to 2 V
Input voltage for no data insertion	V <sub>9-27</sub>	<	0,3 V
Delay between signal switching at the output and the signal switching input pulse at pin 9	$t_d$	<	20 ns

**Sandcastle and field blanking input (pin 8)**

Burst gate and clamping pulse	V <sub>8-27</sub>	>	7,5 V
RGB blanking level on	V <sub>8-27</sub>		2 to 6,5 V
off	V <sub>8-27</sub>	<	0,8 V

7Z75874




Fig. 2 Power derating curve.

7Z75873.2




Fig. 3 Contrast control voltage range.

7Z75875.2




Fig. 4 Saturation control voltage range.

7Z75872.2




Fig. 5 Brightness control voltage range.



APPLICATION INFORMATION




Fig. 6 Application circuit.

For adjustments see application information.

## APPLICATION INFORMATION

The function is described against the corresponding pin number.

### 1. + 12 V power supply

The circuit gives good operation in a supply voltage range between 8 and 13,2 V provided that the supply voltage for the controls is equal to the supply voltage for the TDA3560. All signal and control levels have a linear dependency on the supply voltage. The current taken by the device at 12 V is typically 85 mA. It is linearly dependent on the supply voltage.

### 2. Control voltage for identification

This pin requires a detection capacitor of about 330 nF for correct operation. The voltages available under various signal conditions are given in the specification.

### 3. Chrominance input

The chroma signal must be a.c.-coupled to the input. Its amplitude must be between 55 mV and 1100 mV peak-to-peak (25 mV to 500 mV peak-to-peak burst signal). All figures for the chroma signals are based on a colour bar signal with 75% saturation, that is the burst-to-chroma ratio of the input signal is 1 : 2,25.

### 4. Reference voltage A.C.C. detector

This pin must be decoupled by a capacitor of about 330 nF. The voltage at this pin is 4,6 V.

### 5. Control voltage A.C.C.

The A.C.C. is obtained by synchronous detection of the burst signal followed by a peak detector. A good noise immunity is obtained in this way and an increase of the colour for weak input signals is prevented. The recommended capacitor value at this pin is 2,2  $\mu$ F.

### 6. Saturation control

The saturation control range is in excess of 50 dB. The control voltage range is 2 to 4 V. Saturation control is a linear function of the control voltage.

When the colour killer is active, the saturation control voltage is reduced to a low level if the resistance of the external saturation control network is sufficiently high. Then the chroma amplifier supplies no signal to the demodulator. Colour switch-on can be delayed by proper choice of the time constant for the saturation control setting circuit.

When the saturation control pin is connected to the power supply the colour killer circuit is overruled so that the colour signal is visible on the screen. In this way it is possible to adjust the oscillator frequency without using a frequency counter (see also pins 25 and 26).

### 7. Contrast control

The contrast control range is 20 dB for a control voltage change from + 2 to + 4 V. Contrast control is a linear function of the control voltage. The output signal is suppressed when the control voltage is 1 V or less. If one or more output signals surpasses the level of 9 V the peak white limiter circuit becomes active and reduces the output signals via the contrast control by discharging C2 via an internal current sink.

### 8. Sandcastle and field blanking input

The output signals are blanked if the amplitude of the input pulse is between 2 and 6,5 V. The burst gate and clamping circuits are activated if the input pulse exceeds a level of 7,5 V.

The higher part of the sandcastle pulse should start just after the sync pulse to prevent clamping of video signal on the sync pulse. The width should be about 4  $\mu$ s for proper A.C.C. operation.

### 9. Video-data switching

The insertion circuit is activated by means of this input by an input pulse between 1 V and 2 V. In that condition, the internal RGB signals are switched off and the inserted signals are supplied to the output amplifiers. If only normal operation is wanted this pin should be connected to the negative supply. The switching times are very short (< 20 ns) to avoid coloured edges of the inserted signals on the screen.

### 10. Luminance signal input

The input signal should have a peak-to-peak amplitude of 0,45 V (peak white to sync) to obtain a black-white output signal of 5 V at nominal contrast. It must be a.c.-coupled to the input by a capacitor of about 22 nF. The signal is clamped at the input to an internal reference voltage. A 1 k $\Omega$  luminance delay line can be applied because the luminance input impedance is made very high. Consequently the charging and discharging currents of the coupling capacitor are very small and do not influence the signal level at the input noticeably. Additionally the coupling capacitor value may be small.

### 11. Brightness control

The black level of the RGB outputs can be set by the voltage on this pin (see Fig. 5). The minimum black level is identical to the blanking level. The black level can be set higher than 4 V however the available output signal amplitude is reduced (see pin 7). Brightness control also operates on the black level of the inserted signals.

### 12, 14, 16. RGB outputs

The output circuits for red, green and blue are identical. Output signals are 5 V (black-white) for nominal input signals and control settings. The black levels of the three outputs have the same value. The blanking level at the outputs is 2 V. The peak white level is limited to 9 V. When this level is exceeded the output signal amplitude is reduced via the contrast control (see pin 7).

### 13, 15, 17. Inputs for external RGB signals

The external signals must be a.c.-coupled to the inputs via a coupling capacitor of about 100 nF. Source impedance should not exceed 150  $\Omega$ . The input signal required for a 5 V peak-to-peak output signal is 1 V peak -to-peak. At the RGB outputs the black level of the inserted signal is identical to that of normal RGB signals. When these inputs are not used the coupling capacitors have to be connected to the negative supply.

### 18, 19, 20. Black level clamp capacitors

The black level clamp capacitors for the three channels are connected to these pins. The value of each capacitor should be about 100 nF.

### 21, 22. Inputs (B-Y) and (R-Y) demodulators

The input signal is automatically fixed to the required level by means of the burst phase detector and A.C.C. generator which are connected to this pin and pin 22. As the burst (applied differentially to those pins) is kept constant by the A.C.C., the colour difference signals automatically have the correct value.

## APPLICATION INFORMATION (continued)

**23, 24. Burst phase detector outputs**

At these pins the output of the burst phase detector is filtered and controls the reference oscillator. An adequate catching range is obtained with the time constants given in the application circuit (see Fig. 6).

**25, 26. Reference oscillator**

The frequency of the oscillator is adjusted by the variable capacitor C1. For frequency adjustment interconnect pin 23 and pin 24. The frequency can be measured by connecting a suitable frequency counter to pin 25.

**28. Output of the chroma amplifier**

Both burst and chroma signals are available at the output. The burst-to-chroma ratio at the output is identical to that at the input for nominal control settings. The burst signal is not affected by the controls. The amplitude of the input signal to the demodulator is kept constant by the A.C.C. Therefore the output signal at pin 28 will depend on the signal loss in the delay line.

Adjustments (see Fig. 6)

C1	8,8 MHz oscillator	
L1	phase delay line	= 10,7 $\mu$ H
L2	nominal value	= 10,7 $\mu$ H
L3	4,4 MHz chrominance input filter	= 10,7 $\mu$ H = L1
L4	4,4 MHz trap in luminance signal line	= 5,6 $\mu$ H
L5	delay equalization	= 66,1 $\mu$ H
P1	amplitude of direct chroma signal	
R1 } R2 }	field blanking $\frac{R1}{R1 + R2} \times$ field blanking amplitude 2,0 V to 6,5 V.	

For a video input voltage of 1 V peak-to-peak: R4 = 1 k $\Omega$ ; R3, R5 and R6 can be omitted.

# DEVELOPMENT DATA

This data sheet contains advance information and specifications are subject to change without notice.

TDA3561A

## PAL DECODER

The TDA3561A is a decoder for the PAL colour television standard. It combines all functions required for the identification and demodulation of PAL signals. Furthermore it contains a luminance amplifier, an RGB-matrix and amplifier. These amplifiers supply output signals up to 5 V peak-to-peak (picture information) enabling direct drive of the discrete output stages. The circuit also contains separate inputs for data insertion, analogue as well as digital, which can be used for text display systems (e.g. (Teletext/broadcast antiope), channel number display, etc. Additional to the TDA3560, the circuit includes the following features:

- The peak white limiter is only active during the time that the 9,3 V level at the output is exceeded. The start of the limiting function is delayed by one line period. This avoids peak white limiting by test patterns which have abrupt transitions from colour to white signals.
- The brightness control is obtained by inserting a variable pulse in the luminance channel. Therefore the ratio of brightness variation and signal amplitude at the three outputs will be identical and independent of the difference in gain of the three channels. Thus discolouring due to adjustment of contrast and brightness is avoided.
- Improved suppression of the internal RGB signals when the device is switched to external signals, and vice versa.
- Non-synchronized external RGB signals do not disturb the black level of the internal signals.
- Improved suppression of the residual 4,4 MHz signal in the RGB output stages.
- Cascoded stages in the demodulators and burst phase detector minimize the radiation of the colour demodulator inputs.
- High current capability of the RGB outputs and the chrominance output.

### QUICK REFERENCE DATA

Supply voltage	V <sub>1-27</sub>	typ.	12 V
Supply current	I <sub>1</sub>	typ.	85 mA
Luminance input signal (peak-to-peak value)	V <sub>10-27(p-p)</sub>	typ.	0,45 V
Chrominance input signal (peak-to-peak value)	V <sub>3-27(p-p)</sub>		55 to 1100 mV
Data input signals (peak-to-peak value)	V <sub>13,15,17-27(p-p)</sub>	typ.	1 V
RGB output signals at nominal contrast and saturation (peak-to-peak value)	V <sub>12,14,16-27(p-p)</sub>	typ.	5,25 V
Contrast control range		typ.	20 dB
Saturation control range		min.	50 dB
Input voltage for data insertion	V <sub>9-27</sub>	min.	0,9 V
Blanking input voltage	V <sub>8-27</sub>	typ.	1,5 V
Burst gating and black-level gating input voltage	V <sub>8-27</sub>	typ.	7 V

### PACKAGE OUTLINE

28-lead DIL; plastic (SOT-117).




Fig. 1 Block diagram.

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage	$V_P = V_{1-27}$	max.	13,2 V
Total power dissipation; see also Fig. 2	$P_{tot}$	max.	1,7 W
Storage temperature range	$T_{stg}$		-25 to + 150 °C
Operating ambient temperature range	$T_{amb}$		-25 to + 65 °C

**THERMAL RESISTANCE**

From junction to ambient	$R_{thj-a}$	=	50 K/W
--------------------------	-------------	---	--------

**CHARACTERISTICS** $V_P = V_{1-27} = 12 V$ ;  $T_{amb} = 25 °C$ ; unless otherwise specified

Supply voltage	$V_P = V_{1-27}$	typ.	12 V
			8 to 13,2 V
Supply current		typ.	85 mA
		<	115 mA
Total power dissipation	$P_{tot}$	typ.	1,0 W
		<	1,4 W

**Luminance input (pin 10)**

Input voltage (peak-to-peak value); note 1	$V_{10-27(p-p)}$	typ.	0,45 V
Input level before clipping	$V_{10-27}$	<	2 V
Input current; input level 2 V, clamp not active	$I_{10}$	typ.	0,15 $\mu A$
		<	1 $\mu A$
Contrast control range (see Fig. 3)			-17 to + 3 dB
Control voltage for 40 dB attenuation	$V_{7-27}$	typ.	1,2 V
Input current contrast control at $V_{7-27} = 3 V$	$I_7$	<	10 $\mu A$

**Chrominance amplifier**

Input voltage (peak-to-peak value); note 2	$V_{3-27(p-p)}$	typ.	550 mV
			55 to 1100 mV
Input impedance	$ Z_{3-27} $	typ.	9 k $\Omega$
			6 to 12 k $\Omega$
Input capacitance	$C_{3-27}$	typ.	4 pF
		<	6 pF
A.C.C. control range		>	30 dB
Change of the burst signal at the output over the whole control range		<	1,5 dB
Gain at nominal contrast/saturation pin 3 to pin 28; note 3		>	32 dB
Output signal (peak-to-peak value) at nominal contrast/saturation; burst signal: 0,5 V peak to peak	$V_{28-27(p-p)}$	typ.	1,7 V
Maximum output voltage (peak-to-peak value) $R_L = 2 k\Omega$	$V_{28-27(p-p)}$	typ.	4,0 V

**CHARACTERISTICS** (continued)

**Chrominance amplifier** (continued)

Distortion of chrominance amplifier at $V_{28-27(p-p)} = 2\text{ V}$ up to $V_{3-27(p-p)} = 1\text{ V}$	d	typ. <	1,5 % 5 %
Frequency response between 0 and 5 MHz			-2 dB
Saturation control range (see Fig. 4)		>	50 dB
Input current saturation control at $V_{6-27} = 3\text{ V}$	$I_6$	<	15 $\mu\text{A}$
Tracking between luminance and chrominance with contrast control over a range of 10 dB		<	2 dB
Cross-coupling between luminance and chrominance amplifier; note 10		<	-46 dB
Signal-to-noise ratio at nominal input signal; note 11	S/N	>	56 dB
Phase shift between burst and chrominance at nominal contrast/saturation	$\Delta\varphi$	<	$\pm 5^\circ$
Output impedance of chrominance amplifier	$ Z_{28-27} $	typ.	25 $\Omega$
Maximum output current	$I_{28}$	<	15 mA

**Reference part**

Phase locked loop:			
- catching range; note 4		>	500 Hz
		typ.	700 Hz
- phase shift; note 5		<	$5^\circ$
Oscillator:			
- temperature coefficient of oscillator frequency; note 4		typ.	-1,5 Hz/K
- frequency deviation for $V_p$ changing from 10 to 13,2 V; note 4		typ.	40 Hz
		typ.	340 $\Omega$
- input resistance (pin 26)	$R_{26-27}$		260 to 420 $\Omega$
- input capacitance (pin 26)	$C_{26-27}$	<	10 pF
		typ.	150 $\Omega$
- output resistance (pin 25)	$R_{25-27}$		100 to 200 $\Omega$
- output voltage (peak-to-peak value; pin 25)	$V_{25-27(p-p)}$	typ.	700 mV
A.C.C. generation:			
- reference voltage (pin 4)	$V_{4-27}$	typ.	4,9 V
- control voltage at nominal input signal (pin 2)	$V_{2-27}$	typ.	5,1 V
- control voltage without chrominance input (pin 2)	$V_{2-27}$	typ.	2,65 V
- colour-off voltage (pin 2)	$V_{2-27}$	typ.	3,15 V
- colour-on voltage (pin 2)	$V_{2-27}$	typ.	3,4 V
- identification-on voltage (pin 2)	$V_{2-27}$	typ.	1,9 V
- change in burst amplitude with supply voltage ( $\pm 10\%$ )			proportional
		typ.	0,1 %/K
- change in burst amplitude with temperature		<	0,25 %/K
- voltage at pin 5 at nominal input signal	$V_{5-27}$	typ.	5 V



**Demodulator part**

Input burst signal amplitude (peak-to-peak value) between pins 21 and 22; note 6	$V_{21-22(p-p)}$	typ.	100 mV
Input impedance between pins 21 and 22	$ Z_{21-22} $	typ.	2 k $\Omega$
Ratio of demodulated signals for equal input signals at pins 21 and 22 (B-Y)/(R-Y)	$\frac{V_{16-27}}{V_{12-27}}$	typ.	1,78 $\pm$ 10%
(G-Y)/(R-Y); no (B-Y) signal	$\frac{V_{14-27}}{V_{12-27}}$	typ.	-0,51 $\pm$ 10%
(G-Y)/(B-Y); no (R-Y) signal	$\frac{V_{14-27}}{V_{16-27}}$	typ.	-0,19 $\pm$ 25%
Frequency response between 0 and 1 MHz			-3 dB
Cross talk between colour demodulated signals	>		40 dB
Phase difference between (R-Y) signal and (R-Y) reference signal	<		5 $^{\circ}$
Phase difference between (R-Y) and (B-Y) reference signals	typ.		90 $^{\circ}$ 85 to 95 $^{\circ}$
<b>R.G.B. matrix and amplifiers</b>			
Output voltage (peak-to-peak value) at nominal luminance/contrast (black to white); note 3	$V_{12,14,16-27(p-p)}$	typ.	5,4 V 4,5 to 6,3 V
Output voltage (peak-to-peak value) of the RED channel at nominal contrast/saturation and no luminance signal at the input, (R-Y) signal	$V_{12-27(p-p)}$	typ.	5,25 V 3,7 to 6,7 V
Maximum peak white level; note 7			9,3 V 9,0 to 9,6 V
Maximum output current	$I_{12,14,16}$	<	15 mA
Black level at the output for a brightness control voltage of 2 V	$V_{12,14,16-27}$	typ.	2,6 V
Difference in black level between the three channels at an output level of 3 V; note 8	$\Delta V$	<	200 mV
Black level shift with vision contents		<	40 mV
Brightness control voltage range	see Fig. 5		
Input current brightness control	$I_{11}$	<	50 $\mu$ A
Variation of black level with temperature	$\Delta V$	typ. <	0,35 mV/K 1,0 mV/K
Variation of black level with contrast control	$\Delta V$	typ. <	10 mV 200 mV
Relative spread between the R, G and B output signals		<	10 %
Relative black-level variation between the three channels during variation of contrast and supply voltage		typ. <	0 mV 20 mV

**CHARACTERISTICS** (continued)

**RGB matrix and amplifier** (continued)

Differential black-level drift over a temperature range of 40 °C		typ. 0 mV < 20 mV
Blanking level at the RGB outputs		typ. 2,1 V 1,9 to 2,3 V
Difference in blanking level of the three channels		typ. 0 mV
Differential blanking level drift over a temperature range of 40 °C		typ. 0 mV
Tracking of output black level with supply voltage	$\frac{\Delta V_{bl}}{V_{bl}} \times \frac{V_P}{\Delta V_P}$	typ. 1,1
Signal-to-noise ratio of output signals; note 11	S/N	> 62 dB
Residual 4,4 MHz signal at RGB outputs (peak-to-peak value)		typ. 40 mV < 150 mV
Residual 8,8 MHz signal and higher harmonics at the RGB outputs (peak-to-peak value)		typ. 75 mV < 150 mV
Output impedance of RGB outputs	Z <sub>12,14,16-27</sub>	typ. 50 Ω
Frequency response of total luminance and RGB amplifier circuits for f = 0 to 5 MHz		< -3 dB
<b>Signal insertion</b> (pins 13,15 and 17)		
Input signals (peak-to-peak value) for an RGB output voltage of 5 V peak-to-peak	V <sub>13,15,17-27(p-p)</sub>	typ. 1 V 0,85 to 1,1 V
Difference between the black levels of the RGB signals and the inserted signals at the output; note 9	ΔV	< 260 mV
Output rise time	t <sub>r</sub>	typ. 40 ns < 80 ns
Differential delay time for the three channels	t <sub>d</sub>	typ. 0 ns < 40 ns
Input current	I <sub>13,15,17</sub>	< 10 μA
<b>Data blanking</b> (pin 9)		
Input voltage for no data insertion	V <sub>9-27</sub>	< 0,4 V
Input voltage for data insertion	V <sub>9-27</sub>	> 0,9 V
Maximum input voltage	V <sub>9-27</sub>	< 3 V
Delay of data blanking	t <sub>d</sub>	< 20 ns
Input current	I <sub>g</sub>	< 35 μA
Input impedance	Z <sub>9-27</sub>	typ. 10 kΩ
Suppression of the internal RGB signals when V <sub>9-27</sub> > 0,9 V		> 46 dB

**Sandcastle input (pin 8)**

Level at which the RGB blanking is activated	$V_{8-27}$	typ. 1,5 V 1 to 2 V
Level at which burst gating and clamping pulse are separated	$V_{8-27}$	typ. 7,0 V 6,5 to 7,5 V
Delay between black level clamping and burst gating pulse	$t_d$	typ. 0,4 $\mu$ s
Input current for:		
$V_{8-27} = 0$ to 1 V	$-I_g$	< 1 mA
$V_{8-27} = 1$ to 8,5 V	$I_g$	typ. 20 $\mu$ A
$V_{8-27} = 8,5$ to 12 V	$I_g$	< 2 mA

**Notes to the characteristics**

1. Signal with the negative-going sync; amplitude includes sync pulse amplitude.
2. Indicated is a signal for a colour bar with 75% saturation, so chrominance to burst ratio is 2,2 : 1.
3. Nominal contrast is specified as the maximum contrast  $-3$  dB and nominal saturation as the maximum saturation  $-6$  dB.
4. All frequency variations are referred to the 4,4 MHz carrier frequency.
5. For  $\pm 400$  Hz deviation of the oscillator frequency.
6. These signal amplitudes are determined by the a.c.c. circuit of the reference part.
7. When this level is exceeded, the amplitude of the output signal is reduced via a discharge of the capacitor at pin 7 (contrast control). The start of the peak white limiting action has a delay of one line period.
8. The variation of the black level depends directly on the gain of each channel during brightness control in the three channels. As a consequence, the black levels at the outputs (for output levels above or below 3 V) can have a difference which exceeds 200 mV. Because the amplitude and the black level change with brightness control have a direct relationship, no discolouring can occur, caused by adjustment of contrast and brightness.
9. This difference occurs when the source impedance of the data signal inputs is 150  $\Omega$  and the black level clamp pulse duration is 4  $\mu$ s (sandcastle pulse). A lower difference is obtained when the impedance is lower.
10. Cross-coupling is measured under the following condition. Input signals nominal, contrast and saturation such that nominal output signals are obtained. The signals at the output at which no signal should be available must be compared with the nominal output signal at that output.
11. The signal-to-noise ratio is specified as peak-to-peak signal with respect to r.m.s. noise.




Fig. 2 Power derating curve.




Fig. 3 Contrast control voltage range.




Fig. 4 Saturation control voltage range.




Fig. 5 Brightness control voltage range.

APPLICATION INFORMATION

DEVELOPMENT DATA




Fig. 6 Application circuit.

Adjustments (see Fig. 6)

- C1 8,8 MHz oscillator
- L1 phase delay line = 10,7 μH
- L2 nominal value = 10,7 μH
- L3 4,4 MHz chrominance input filter = 10,7 μH = L1
- L4 4,4 MHz trap in luminance signal line = 5,6 μH
- L5 delay equalization = 66,1 μH
- P1 amplitude of direct chroma signal
- R1 } field blanking  $\frac{R1}{R1 + R2} \times$  field blanking amplitude 2,0 V to 6,5 V.
- R2 }

For a video input voltage of 1 V peak-to-peak: R3 can be omitted; R4 = 1 kΩ; R5 must be short-circuited; R6 = 1 kΩ.

## APPLICATION INFORMATION

The function is described against the corresponding pin number.

### 1. + 12 V power supply

The circuit gives good operation in a supply voltage range between 8 and 13,2 V provided that the supply voltage for the controls is equal to the supply voltage for the TDA3561A. All signal and control levels have a linear dependency on the supply voltage. The current taken by the device at 12 V is typically 85 mA. It is linearly dependent on the supply voltage.

### 2. Control voltage for identification

This pin requires a detection capacitor of about 330 nF for correct operation. The voltages available under various signal conditions are given in the specification.

### 3. Chrominance input

The chroma signal must be a.c.-coupled to the input. Its amplitude must be between 55 mV and 1100 mV peak-to-peak (25 mV to 500 mV peak-to-peak burst signal). All figures for the chroma signals are based on a colour bar signal with 75% saturation, that is the burst-to-chroma ratio of the input signal is 1 : 2,25.

### 4. Reference voltage A.C.C. detector

This pin must be decoupled by a capacitor of about 330 nF. The voltage at this pin is 4,9 V.

### 5. Control voltage A.C.C.

The A.C.C. is obtained by synchronous detection of the burst signal followed by a peak detector. A good noise immunity is obtained in this way and an increase of the colour for weak input signals is prevented. The recommended capacitor value at this pin is 2,2  $\mu$ F.

### 6. Saturation control

The saturation control range is in excess of 50 dB. The control voltage range is 2 to 4 V. Saturation control is a linear function of the control voltage.

When the colour killer is active, the saturation control voltage is reduced to a low level if the resistance of the external saturation control network is sufficiently high. Then the chroma amplifier supplies no signal to the demodulator. Colour switch-on can be delayed by proper choice of the time constant for the saturation control setting circuit.

When the saturation control pin is connected to the power supply the colour killer circuit is overruled so that the colour signal is visible on the screen. In this way it is possible to adjust the oscillator frequency without using a frequency counter (see also pins 25 and 26).

### 7. Contrast control

The contrast control range is 20 dB for a control voltage change from + 2 to + 4 V. Contrast control is a linear function of the control voltage. The output signal is suppressed when the control voltage is 1 V or less. If one or more output signals surpasses the level of 9 V the peak white limiter circuit becomes active and reduces the output signals via the contrast control by discharging C2 via an internal current sink.

### 8. Sandcastle and field blanking input

The output signals are blanked if the amplitude of the input pulse is between 2 and 6,5 V. The burst gate and clamping circuits are activated if the input pulse exceeds a level of 7,5 V.

The higher part of the sandcastle pulse should start just after the sync pulse to prevent clamping of video signal on the sync pulse. The width should be about 4  $\mu$ s for proper A.C.C. operation.

### 9. Video-data switching

The insertion circuit is activated by means of this input by an input pulse between 1 V and 2 V. In that condition, the internal RGB signals are switched off and the inserted signals are supplied to the output amplifiers. If only normal operation is wanted this pin should be connected to the negative supply. The switching times are very short (< 20 ns) to avoid coloured edges of the inserted signals on the screen.

### 10. Luminance signal input

The input signal should have a peak-to-peak amplitude of 0,45 V (peak white to sync) to obtain a black-white output signal of 5 V at nominal contrast. It must be a.c.-coupled to the input by a capacitor of about 22 nF. The signal is clamped at the input to an internal reference voltage. A 1 k $\Omega$  luminance delay line can be applied because the luminance input impedance is made very high. Consequently the charging and discharging currents of the coupling capacitor are very small and do not influence the signal level at the input noticeably. Additionally the coupling capacitor value may be small.

### 11. Brightness control

The black level of the RGB outputs can be set by the voltage on this pin (see Fig. 5). The black level can be set higher than 4 V however the available output signal amplitude is reduced (see pin 7). Brightness control also operates on the black level of the inserted signals.

### 12, 14, 16. RGB outputs

The output circuits for red, green and blue are identical. Output signals are 5,25 V (R, G and B) at nominal input signals and control settings. The black levels of the three outputs have the same value. The blanking level at the outputs is 2,1 V. The peak white level is limited to 9,3 V. When this level exceeded the output signal amplitude is reduced via the contrast control (see pin 7).

### 13, 15, 17. Inputs for external RGB signals

The external signals must be a.c.-coupled to the inputs via a coupling capacitor of about 100 nF. Source impedance should not exceed 150  $\Omega$ . The input signal required for a 5 V peak-to-peak output signal is 1 V peak -to-peak. At the RGB outputs the black level of the inserted signal is identical to that of normal RGB signals. When these inputs are not used the coupling capacitors have to be connected to the negative supply.

### 18, 19, 20. Black level clamp capacitors

The black level clamp capacitors for the three channels are connected to these pins. The value of each capacitor should be about 100 nF.

### 21, 22. Inputs (B-Y) and (R-Y) demodulators

The input signal is automatically fixed to the required level by means of the burst phase detector and A.C.C. generator which are connected to pin 21 and pin 22. As the burst (applied differentially to those pins) is kept constant by the A.C.C., the colour difference signals automatically have the correct value.

**APPLICATION INFORMATION** (continued)**23, 24. Burst phase detector outputs**

At these pins the output of the burst phase detector is filtered and controls the reference oscillator. An adequate catching range is obtained with the time constants given in the application circuit (see Fig. 6).

**25, 26. Reference oscillator**

The frequency of the oscillator is adjusted by the variable capacitor C1. For frequency adjustment interconnect pin 21 and pin 22. The frequency can be measured by connecting a suitable frequency counter to pin 25.

**28. Output of the chroma amplifier**

Both burst and chroma signals are available at the output. The burst-to-chroma ratio at the output is identical to that at the input for nominal control settings. The burst signal is not affected by the controls. The amplitude of the input signal to the demodulator is kept constant by the A.C.C. Therefore the output signal at pin 28 will depend on the signal loss in the delay line.



## PAL/NTSC DECODER

## GENERAL DESCRIPTION

The TDA3562A is a decoder for the PAL and/or NTSC colour television standards. It combines all functions required for the identification and demodulation of PAL/NTSC signals.

Furthermore it contains a luminance amplifier, an RGB-matrix and amplifier. These amplifiers supply output signals up to 4 V peak-to-peak (picture information) enabling direct drive of the discrete output stages. The circuit also contains separate inputs for data insertion, analogue as well as digital, which can be used for text display systems (e.g. Teletext/broadcast Antiope), channel number display, etc.

## Features

- A black-current stabilizer which controls the black-currents of the three electron-guns to a level low enough to omit the black-level adjustment
- Contrast control of inserted RGB signals
- No black-level disturbance when non-synchronized external RGB signals are available on the inputs
- NTSC capability with hue control

## QUICK REFERENCE DATA

Supply voltage (pin 1)	$V_P = V_{1-27}$	typ.	12 V
Supply current (pin 1)	$I_P = I_1$	typ.	80 mA
<b>Luminance amplifier (pin 8)</b>			
Input voltage (peak-to-peak value)	$V_{8-27(p-p)}$	typ.	450 mV
Contrast control range		typ.	20 dB
<b>Chrominance amplifier (pin 4)</b>			
Input voltage range (peak-to-peak value)	$V_{4-27(p-p)}$		40 to 1100 mV
Saturation control range		min.	50 dB
<b>RGB matrix and amplifiers</b>			
Output voltage at nominal luminance and contrast (peak-to-peak value)	$V_{13,15,17-27(p-p)}$	typ.	4 V
<b>Data insertion</b>			
Input signals (peak-to-peak value)	$V_{12,14,16-27(p-p)}$	typ.	1 V
<b>Data blanking (pin 9)</b>			
Input voltage for data insertion	$V_{9-27}$	min.	0,9 V
<b>Sandcastle input (pin 7)</b>			
Blanking input voltage	$V_{7-27}$	typ.	1,5 V
Burst gating and clamping input voltage	$V_{7-27}$	typ.	7 V

## PACKAGE OUTLINE

28-lead DIL; plastic, with internal heat spreader (SOT-117).




Fig. 1 Block diagram; for explanation of pulse mnemonics see Fig. 6.

## FUNCTIONAL DESCRIPTION

### Luminance amplifier

The luminance amplifier is voltage driven and requires an input signal of 450 mV peak-to-peak (positive video). The luminance delay line must be connected between the i.f. amplifier and the decoder. The input signal is a.c. coupled to the input (pin 8). After amplification, the black level at the output of the preamplifier is clamped to a fixed d.c. level by the black level clamping circuit.

During three line periods after vertical blanking, the luminance signal is blanked out and the black level reference voltage is inserted by a switching circuit. This black level reference voltage is controlled via pin 11 (brightness). At the same time the RGB signals are clamped. Noise and residual signals have no influence during clamping thus simple internal clamping circuitry is used.

### Chrominance amplifiers

The chrominance amplifier has an asymmetrical input. The input signal must be a.c. coupled (pin 4) and have a minimum amplitude of 40 mV peak-to-peak. The gain control stage has a control range in excess of 30 dB, the maximum input signal must not exceed 1,1 V peak-to-peak, otherwise clipping of the input signal will occur. From the gain control stage the chrominance signal is fed to the saturation control stage. Saturation is linear controlled via pin 5. The control voltage range is 2 to 4 V, the input impedance is high and the saturation control range is in excess of 50 dB. The burst signal is not affected by saturation control. The signal is then fed to a gated amplifier which has a 12 dB higher gain during the chrominance signal. As a result the signal at the output (pin 28) has a burst to chrominance ratio which is 6 dB lower than that of the input signal when the saturation control is set at -6 dB. The chrominance output signal is fed to the delay line and, after matrixing, is applied to the demodulator input pins (pins 22 and 23). These signals are fed to the burst phase detector.

### Oscillator and identification circuit

The burst phase detector is gated with the narrow part of the sandcastle pulse (pin 7). In the detector the (R-Y) and (B-Y) signals are added to provide the composite burst signal again. This composite signal is compared with the oscillator signal divided-by-2 (R-Y) reference signal. The control voltage is available at pins 24 and 25, and is also applied to the 8,8 MHz oscillator. The 4,4 MHz signal is obtained via the divide-by-2 circuit, which generates both the (B-Y) and (R-Y) reference signals and provides a 90° phase shift between them.

The flip-flop is driven by pulses obtained from the sandcastle detector. For the identification of the phase at PAL mode, the (R-Y) reference signal coming from the PAL switch, is compared to the vertical signal (R-Y) of the PAL delay line. This is carried out in the H/2 detector, which is gated during burst. When the phase is incorrect, the flip-flop gets a reset from the identification circuit. When the phase is correct, the output voltage of the H/2 detector is directly related to the burst amplitude so that this voltage can be used for the a.c.c. To avoid 'blooming-up' of the picture under weak input signal conditions the a.c.c. voltage is generated by peak detection of the H/2 detector output signal.

The killer and identification circuits get their information from a gated output signal of the H/2 detector. Killing is obtained via the saturation control stage and the demodulators to obtain good suppression. The time constant of the saturation control (pin 5) provides a delayed switch-on after killing.

Adjustment of the oscillator is achieved by variation of the burst phase detector load resistance between pins 24 and 25 (see Fig. 7). With this application the trimmer capacitor in series with the 8,8 MHz crystal (pin 26) can be replaced by a fixed value capacitor to compensate for unbalance of the phase detector.

**FUNCTIONAL DESCRIPTION** (continued)**Demodulator**

The (R-Y) and (B-Y) demodulators are driven by the colour difference signals from the delay-line matrix circuit and the reference signals from the 8,8 MHz divider circuit. The (R-Y) reference signal is fed via the PAL-switch. The output signals are fed to the R and B matrix circuits and to the (G-Y) matrix to provide the (G-Y) signal which is applied to the G-matrix. The demodulation circuits are killed and blanked by by-passing the input signals.

**NTSC mode**

The NTSC mode is switched on when the voltage at the burst phase detector outputs (pins 24 and 25) is adjusted below 9 V. To ensure reliable application the phase detector load resistors are external. When the TDA3562A is used only for PAL these two 33 k $\Omega$  resistors must be connected to +12 V (see Fig. 7). For PAL/NTSC application the value of each resistor must be reduced to 10 k $\Omega$  and connected to the slider of a potentiometer (see Fig. 8). The switching transistor brings the voltage at pins 24 and 25 below 9 V which switches the circuit to the NTSC mode. The position of the PAL flip-flop ensures that the correct phase of the (R-Y) reference signal is supplied to the (R-Y) demodulator. The drive to the H/2 detector is now provided by the (B-Y) reference signal. In the PAL mode it is driven by the (R-Y) reference signal.

Hue control is realized by changing the phase of the reference drive to the burst phase detector. This is achieved by varying the voltage at pins 24 and 25 between 7,5 and 8,5 V, nominal position 8,0 V. The hue control characteristic is shown in Fig. 5.

**RGB matrix and amplifiers**

The three matrix and amplifier circuits are identical and only one circuit will be described.

The luminance and the colour difference signals are added in the matrix circuit to obtain the colour signal, which is then fed to the contrast control stage. The contrast control voltage is supplied to pin 6 (high-input impedance). The control range is +5 dB to -15 dB nominal. The relationship between the control voltage and the gain is linear (see Fig. 2).

- During the 4-line period after blanking a pulse is inserted at the output of the contrast control stage. The amplitude of this pulse is varied by a control voltage at pin 11. This applies a variable offset to the normal black level, thus providing brightness control. The brightness control range is 1 V to 3 V.
- While this offset level is present, the 'black-current' input impedance (pin 18) is high and the internal clamp circuit is activated. The clamp circuit then compares the reference voltage at pin 19 with the voltage developed across the external resistor network  $R_A$  and  $R_B$  (pin 18) which is provided by picture tube beam current. The output of the comparator is stored in capacitors connected from pins 10, 20 and 21 to ground which controls the black level at the output. The reference voltage is composed
- by the resistor divider network and the leakage current of the picture tube into this bleeder. During the
- sample pulse  $L_0$ , this voltage is stored in the capacitor connected to pin 19, which ensures that the leakage current of the CRT does not influence the black current measurement.

The RGB output signals can never exceed a level of 10 V. When the signal tends to exceed this level the output signal is clipped. The black level at the outputs (pins 13, 15 and 17) will be about 3 V. This level depends on the spread of the guns of the picture tube. If a beam current stabilizer is not used it is possible to stabilize the black levels at the outputs, which in this application must be connected to the black current measuring input (pin 18) via a resistor network.

**Data insertion**

Each colour amplifier has a separate input for data insertion. A 1 V peak-to-peak input signal provides a 4 V peak-to-peak output signal. To avoid the 'black-level' of the inserted signal differing from the black level of the normal video signal, the data is clamped to the black level of the luminance signal. Therefore a.c. coupling is required for the data inputs. To avoid a disturbance of the blanking level due to the clamping circuit, the source impedance of the driver circuit must not exceed 150  $\Omega$ .

The data insertion circuit is activated by the data blanking input (pin 9). When the voltage at this pin exceeds a level of 0,9 V, the RGB matrix circuits are switched off and the data amplifiers are switched on. To avoid coloured edges, the data blanking switching time is short.

The amplitude of the data output signals is controlled by the contrast control at pin 6. The black level is equal to the video black level and can be varied between 2 and 4 V (nominal condition) by the brightness control voltage at pin 11.

Non-synchronized data signals do not disturb the black level of the internal signals.

**Blanking of RGB and data signals**

Both the RGB and data signals can be blanked via the sandcastle input (pin 7). A slicing level of 1,5 V is used for this blanking function, so that the wide part of the sandcastle pulse is separated from the remainder of the pulse. During blanking a level of +1 V is available at the output.

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage (pin 1)	$V_P = V_{1-27}$	max.	13,2 V
Total power dissipation	$P_{tot}$	max.	1,7 W
Storage temperature range	$T_{stg}$		-25 to +150 °C
Operating ambient temperature range	$T_{amb}$		-25 to +70 °C

**THERMAL RESISTANCE**

From junction to ambient (in free air)	$R_{th\ j-a}$	=	40 K/W
--	---------------	---	--------

## CHARACTERISTICS

$V_P = V_{1-27} = 12 \text{ V}$ ;  $T_{\text{amb}} = 25 \text{ V}$ ; unless otherwise specified

parameter	symbol	min.	typ.	max.	unit
<b>Supply (pin 1)</b>					
Supply voltage	$V_P = V_{1-27}$	10,8	12	13,2	V
Supply current	$I_P = I_1$	—	80	110	mA
Total power dissipation	$P_{\text{tot}}$	—	0,95	1,3	W
<b>Luminance amplifier (pin 8)</b>					
Input voltage (note 1) (peak-to-peak value)	$V_{8-27(p-p)}$	—	0,45	—	V
Input level before clipping	$V_{8-27}$	—	—	1	V
Input current	$I_8$	—	0,1	1	$\mu\text{A}$
Contrast control range (see Fig. 2)		-15	—	+5	dB
Input current contrast control	$I_7$	—	—	15	$\mu\text{A}$
<b>Chrominance amplifier (pin 4)</b>					
Input voltage (note 2) (peak-to-peak value)	$V_{4-27(p-p)}$	40	390	1100	mV
Input impedance	$ Z_{4-27} $	—	10	—	$\text{k}\Omega$
Input capacitance	$C_{4-27}$	—	—	6,5	pF
A.C.C. control range		30	—	—	dB
Change of the burst signal at the output over the whole control range		—	—	1	dB
Gain at nominal contrast/saturation pin 4 to pin 28 (note 3)		34	—	—	dB
Chrominance to burst ratio at nominal saturation (notes 2 and 3) at pin 28		—	12	—	dB
Maximum output voltage (peak-to-peak value); $R_L = 2 \text{ k}\Omega$	$V_{28-27(p-p)}$	4	5	—	V
Distortion of chrominance amplifier at $V_{28-27(p-p)} = 2 \text{ V}$ (output) up to $V_{4-27(p-p)} = 1 \text{ V}$ (input)	d	—	—	5	%
Frequency response between 0 and 5 MHz	$\alpha_{28-4}$	—	—	-2	dB
Saturation control range (see Fig. 3)		50	—	—	dB
Input current saturation control (pin 5)	$I_5$	—	—	20	$\mu\text{A}$
Cross-coupling between luminance and chrominance amplifier (note 4)		—	—	-46	dB
Signal-to-noise ratio at nominal input signal (note 5)	S/N	56	—	—	dB
Phase shift between burst and chrominance at nominal contrast/saturation	$\Delta\varphi$	—	—	$\pm 5$	deg
Output impedance of chrominance amplifier	$ Z_{28-27} $	—	10	—	$\Omega$
Output current	$I_{28}$	—	—	15	mA

parameter	symbol	min.	typ.	max.	unit
<b>Reference part</b>					
Phase-locked-loop catching range (note 6)	$\Delta f$	500	700	—	Hz
phase shift for $\pm 400$ Hz deviation of $f_{osc}$ (note 6)	$\Delta\varphi$	—	—	5	deg
<b>Oscillator</b>					
temperature coefficient of oscillator frequency (note 6)	$TC_{osc}$	—	-2	—	Hz/K
frequency variation when supply voltage increases from 10 V to 13,2 V (note 6)	$\Delta f_{osc}$	—	40	—	Hz
input resistance (pin 26)	$R_{26-27}$	—	400	—	$\Omega$
input capacitance (pin 26)	$C_{26-27}$	—	—	10	pF
<b>A.C.C. generation (pin 2)</b>					
control voltage at nominal input signal	$V_{2-27}$	—	4,9	—	V
control voltage without chrominance input	$V_{2-27}$	—	2,6	—	V
colour-off voltage	$V_{2-27}$	—	3,4	—	V
colour-on voltage	$V_{2-27}$	—	3,6	—	V
identification-on voltage	$V_{2-27}$	—	2,1	—	V
change in burst amplitude with temperature		—	0,1	0,25	%/K
voltage at pin 3 at nominal input signal	$V_{3-27}$	—	5,1	—	V
<b>Demodulator part</b>					
Input burst signal amplitude (peak-to-peak value) between pins 23 and 27 (note 7)	$V_{23-27(p-p)}$	—	80	—	mV
Input impedance between pins 22 or 23 and 27	$ Z_{22-27/23-27} $	—	1	—	k $\Omega$
Ratio of demodulated signals (note 8)					
(B-Y)/(R-Y)	$\frac{V_{17-27}}{V_{13-27}}$	—	1,78 $\pm$ 10%	—	
(G-Y)/(R-Y); no (B-Y) signal	$\frac{V_{15-27}}{V_{13-27}}$	—	-0,51 $\pm$ 10%	—	
(G-Y)/(B-Y); no (R-Y) signal	$\frac{V_{15-27}}{V_{17-27}}$	—	-0,19 $\pm$ 25%	—	
Frequency response between 0 and 1 MHz		—	—	-3	dB
Cross-talk between colour difference signals		40	—	—	dB
Phase difference between (R-Y) signal and (R-Y) reference signal	$\Delta\varphi$	—	—	5	deg
Phase difference between (R-Y) and (B-Y) reference signals	$\Delta\varphi$	85	90	95	deg

CHARACTERISTICS (continued)

parameter	symbol	min.	typ.	max.	unit
<b>RGB matrix and amplifiers</b>					
Output voltage (peak-to-peak value) at nominal luminance/contrast (black-to-white) (note 3)	$V_{13,15,17-27(p-p)}$	3,5	4	4,5	V
Output voltage at pin 13 (peak-to-peak value) at nominal contrast/saturation and no luminance signal to (R-Y)	$V_{13-27(p-p)}$	—	4,2	—	V
Maximum peak-white level	$V_{13,15,17(m)}$	9,7	10	10,3	V
Available output current (pins 13,15,17)	$I_{13,15,17}$	10	—	—	mA
Difference between black level and measuring level at the output for a brightness control voltage at pin 11 of 2 V (note 9)	$\Delta V_{13,15,17-27}$	—	0	—	V
Difference in black level between the three channels without black current stabilization (note 10)		—	—	100	mV
Control range of black-current stabilization at $V_{b1} = 3\text{ V}$ ; $V_{11-27} = 2\text{ V}$		—	—	$\pm 2$	V
Black level shift with vision contents		—	—	40	mV
Brightness control voltage range		see Fig. 4			
Brightness control input current	$I_{11}$	—	—	5	$\mu\text{A}$
Variation of black level with temperature	$\Delta V/\Delta T$	—	0	—	mV/K
Variation of black level with contrast*	$\Delta V$	—	—	100	mV
Relative spread between the R, G and B output signals		—	—	10	%
Relative black-level variation between the three channels during variation of contrast, brightness and supply voltage ( $\pm 10\%$ )		—	0	20	mV
Differential black-level drift over a temperature range of 40 °C*		—	0	20	mV
Blanking level at the RGB outputs		—	0,95	1,1	V
Difference in blanking level of the three channels		—	0	—	mV
Differential drift of the blanking levels over a temperature range of 40 °C		—	0	—	mV
Tracking of output black level with supply voltage	$\frac{\Delta V_{bl}}{V_{bl}} \times \frac{V_P}{\Delta V_P}$	—	1	—	
Tracking of contrast control between the three channels over a control range at 10 dB		—	—	0,5	dB

\* With respect to the measuring pulses.



parameter	symbol	min.	typ.	max.	unit
Output signal during the clamp pulse (3L) after switch-on		7,5	—	—	V
Signal-to-noise ratio of output signals (note 5)	S/N	62	—	—	dB
Residual 4,4 MHz signal at RGB outputs (peak-to-peak value)		—	—	50	mV
Residual 8,8 MHz signal and higher harmonics at the RGB outputs (peak-to-peak value)		—	—	150	mV
Output impedance of RGB outputs	$ Z_{13,15,17-27} $	—	50	—	$\Omega$
Frequency response of total luminance and RGB amplifier circuits for $f = 0$ to 5 MHz		—	-1	-3	dB
Current source of output stage		2	3	—	mA
Difference of black level at the three outputs at nominal brightness*		—	—	10	mV
Tracking of brightness control		—	—	2	%
Data insertion (pins 12, 14 and 16)					
Input signals (peak-to-peak value) for an RGB output voltage of 4 V (peak-to-peak) at nominal contrast	$V_{12,14,16-27(p-p)}$	0,9	1	1,1	V
Difference between the black levels of the RGB signals and the inserted signals at the output (note 11)	$\Delta V$	—	—	100	mV
Output rise time	$t_r$	—	—	80	ns
Differential delay time for the three channels	$t_d$	—	0	40	ns
Input current	$I_{12,14,16}$	—	—	10	$\mu A$
<b>Data blanking (pin 9)</b>					
Input voltage for no data insertion	$V_{9-27}$	—	—	0,4	V
Input voltage for data insertion	$V_{9-27}$	0,9	—	—	V
Maximum input voltage	$V_{9-27(m)}$	—	—	3	V
Delay of data blanking	$t_d$	—	—	20	ns
Input resistance	$R_{9-27}$	7	10	13	$k\Omega$
Suppression of the internal RGB signals when $V_{9-27} > 0,9$ V		46	—	—	dB

\* With respect to the measuring pulses.

## CHARACTERISTICS (continued)

parameter	symbol	min.	typ.	max.	unit
<b>Sandcastle input (pin 7)</b>					
Level at which the RGB blanking is activated	$V_{7-27}$	1	1,5	2	V
Level at which the horizontal pulses are separated	$V_{7-27}$	3	3,5	4	V
Level at which burst gating and clamping pulse are separated	$V_{7-27}$	6,5	7,0	7,5	V
Delay between black level clamping and burst gating pulse	$t_d$	—	0,6	—	$\mu s$
Input current					
at $V_{7-27} = 0$ to 1 V	$-I_7$	—	—	1	mA
at $V_{7-27} = 1$ to 8,5 V	$I_7$	—	50	—	$\mu A$
at $V_{7-27} = 8,5$ to 12 V	$I_7$	—	—	2	mA
<b>Black current stabilization (pin 18)</b>					
D.C. bias voltage	$V_{18-27}$	3,5	5	7,0	V
Difference between input voltage for 'black' current and leakage current	$\Delta V$	—	0,5	—	V
Input current during 'black' current	$I_{18}$	—	—	1	$\mu A$
Input current during scan	$I_{18}$	—	—	10	mA
→ Internal limiting at pin 18	$V_{18-27}$	—	9	—	V
→ Switching threshold for 'black' current control ON	$V_{18-27}$	—	8	—	V
→ Input resistance during scan	$R_{18-27}$	—	1,5	—	$k\Omega$
D.C. input current during scan at pins 10, 20 and 21	$I_{10,20,21}$	—	—	50	nA
→ Maximum charge/discharge current during measuring time at pins 10,19,20 and 21	$I_{c/d}$	—	1,0	—	mA
<b>NTSC</b>					
Level at which the PAL/NTSC switch is activated (pins 24 and 25)	$V_{24-25}$	—	9	—	V
Average output current (note 12)	$I_{24+25}$	75	90	105	$\mu A$
Hue control			see Fig. 5		

**Notes to the characteristics**

1. Signal with the negative-going sync; amplitude includes sync amplitude.
2. Indicated is a signal for a colour bar with 75% saturation; chrominance to burst ratio is 2,2 : 1.
3. Nominal contrast is specified as the maximum contrast  $-5$  dB and nominal saturation as the maximum saturation  $-6$  dB.
4. Cross coupling is measured under the following condition: input signal nominal, contrast and saturation such that nominal output signals are obtained. The signals at the output at which no signal should be available must be compared with the nominal output signal at that output.
5. The signal-to-noise ratio is defined as peak-to-peak signal with respect to r.m.s. noise.
6. All frequency variations are referred to 4,4 MHz carrier frequency.
7. These signal amplitudes are determined by the a.c.c. circuit of the reference part.
8. The demodulators are driven by a chrominance signal of equal amplitude for the (R-Y) and the (B-Y) components. The phase of the (R-Y) chrominance signal equals the phase of the (R-Y) reference signal. This also applies to the (B-Y) signals.
9. This value depends on the gain setting of the RGB output amplifiers and the drift of the picture tube guns. Higher black level values are possible (up to 5 V) but in that application the amplitude of the output signal is reduced.
10. The variation of the black-level during brightness control in the three different channels is directly dependent on the gain of each channel. Discolouration during adjustments of contrast and brightness does not occur because amplitude and the black-level change with brightness control are directly related.
11. This difference occurs when the source impedance of the data signals is  $150 \Omega$  and the black level clamp pulse width is  $4 \mu\text{s}$  (sandcastle pulse). For a lower impedance the difference will be lower.
12. The voltage at pins 24 and 25 can be changed by connecting the load resistors ( $10 \text{ k}\Omega$  in this application) to the slider bar of the hue control potentiometer (see Fig. 8). When the transistor is switched on, the voltage at pins 24 and 25 is reduced below 9 V, and the circuit is switched to NTSC mode.




Fig. 2 Contrast control voltage range.




Fig. 3 Saturation control voltage range.




Fig. 4 Difference between black level and measuring level at the RGB outputs ( $\Delta V$ ) as a function of the brightness control input voltage ( $V_{11-27}$ ).




Fig. 5 Hue control voltage range.




Fig. 6 Timing diagram for black-current stabilizing.

DEVELOPMENT DATA

APPLICATION INFORMATION




Fig. 7 Application diagram showing the TDA3562A for a PAL decoder.

DEVELOPMENT DATA




Fig. 8 Application diagram showing the TDA3562A for a PAL/NTSC decoder.

# TDA3562A




Fig. 9 PAL/SECAM application circuit diagram using the TDA3590 and TDA3562A.

Note to pin 5 TDA3590:

V<sub>5-2</sub> < 1 V; horizontal identification and black level clamping.

V<sub>5-2</sub> > 11 V; vertical identification and artificial black level.

V<sub>5-2</sub> = 5 to 7 V; horizontal identification and artificial black level.



# DEVELOPMENT DATA

This data sheet contains advance information and specifications are subject to change without notice.

TDA3563

## NTSC DECODER

### GENERAL DESCRIPTION

The TDA3563 is a monolithic integrated colour decoder for the NTSC standard. It combines all functions required for the identification and demodulation of NTSC signals. Furthermore it contains a luminance amplifier, an RGB-matrix and amplifier. These amplifiers supply signals up to 5,3 V peak-to-peak (picture information) enabling direct drive of the output stages. The circuit also contains inputs for data insertion, analogue as well as digital, which can be used for Teletext information, channel number display, etc.

### QUICK REFERENCE DATA

Supply voltage (pin 1)	$V_P = V_{1-27}$	typ.	12 V
Supply current (pin 1)	$I_P = I_1$	typ.	85 mA
Luminance input signal (peak-to-peak value)	$V_{10-27(p-p)}$	typ.	0,45 V
Chrominance input signal (peak-to-peak value)	$V_{3-27(p-p)}$		55 to 1100 mV
Data input signals (peak-to-peak value)	$V_{13;15;17-27(p-p)}$	typ.	1 V
RGB output signals at nominal contrast and saturation (peak-to-peak value)	$V_{12;14;16-27(p-p)}$	typ.	5,3 V
Contrast control range		typ.	20 dB
Saturation control range		min.	50 dB
Input voltage for fast video-data signal switching	$V_{9-27}$	min.	0,9 V
Blanking input voltage	$V_{8-27}$	typ.	1,5 V
Burst gating and black-level gating input voltage	$V_{8-27}$	typ.	7 V

### PACKAGE OUTLINE

28-lead DIL; plastic, with internal heat spreader (SOT-117).




Fig. 1 Block diagram.

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage (pin 1)	$V_p = V_{1-27}$	max.	13,2 V
Total power dissipation	$P_{tot}$	max.	1,7 W
Storage temperature range	$T_{stg}$		-25 to +150 °C
Operating ambient temperature range	$T_{amb}$		-25 to +65 °C

**THERMAL RESISTANCE**

From junction to ambient (in free air)	$R_{th\ j-a}$	=	50 K/W
--	---------------	---	--------

## CHARACTERISTICS

 $V_P = V_{1-27} = 12 \text{ V}$ ;  $T_{\text{amb}} = 25 \text{ }^\circ\text{C}$ ; unless otherwise specified

parameter	symbol	min.	typ.	max.	unit
<b>Supply (pin 1)</b>					
Supply voltage	$V_P = V_{1-27}$	10	12	13,2	V
Supply current	$I_P = I_1$	—	85	115	mA
Total power dissipation	$P_{\text{tot}}$	—	1	1,4	W
<b>Luminance amplifier</b>					
Input voltage (note 1) (peak-to-peak value)	$V_{10-27(p-p)}$	—	0,45	—	V
Contrast control range (see Fig. 2)		-17	—	+3	dB
Control voltage for an attenuation of 40 dB		—	1,2	—	V
Contrast control input current	$I_7$	—	—	15	$\mu\text{A}$
<b>Chrominance amplifier</b>					
Input voltage (note 2) (peak-to-peak value)	$V_{3-27(p-p)}$	55	550	1100	mV
A.C.C. control range		30	—	—	dB
Change of the burst signal at the output over the whole control range		—	—	1	dB
Output voltage (note 3) (peak-to-peak value) at a burst signal of 0,3 V peak to peak	$V_{28-27}$	—	0,15	—	V
Maximum output voltage range (peak-to-peak value); $R_L = 2 \text{ k}\Omega$	$V_{28-27}$	—	4	—	V
Frequency response between 0 and 5 MHz	$\alpha_{28-3}$	—	—	-2	dB
Saturation control range (see Fig. 3)		50	—	—	dB
Saturation control input current	$I_6$	—	—	20	$\mu\text{A}$
Output impedance of chrominance amplifier	$ Z_{28-27} $	—	25	—	$\Omega$
Output current	$I_{28}$	—	—	10	mA
<b>Reference part</b>					
<i>Phase-locked loop</i>					
Catching range (note 4)	$\Delta f$	500	700	—	Hz
Phase shift (notes 4 and 5)	$\Delta\varphi$	—	—	5	deg
<i>Oscillator</i>					
Temperature coefficient of oscillator frequency (note 4)	$TC_{\text{osc}}$	—	-1,5	—	Hz/K
Frequency variation when supply voltage increases from 10 V to 13,2 V (note 4)	$\Delta f_{\text{osc}}$	—	40	—	Hz

parameter	symbol	min.	typ.	max.	unit
<b>Reference part (continued)</b>					
<i>Oscillator (continued)</i>					
Input resistance (pin 26)	R <sub>26-27</sub>	—	400	—	Ω
Input capacitance (pin 26)	C <sub>26-27</sub>	—	—	10	pF
<i>A.C.C. generation (pin 2)</i>					
Control voltage at nominal input signal	V <sub>2-27</sub>	—	5,0	—	V
Control voltage without chrominance input	V <sub>2-27</sub>	—	2,7	—	V
Colour-off voltage	V <sub>2-27</sub>	—	3,0	—	V
Colour-on voltage	V <sub>2-27</sub>	—	3,3	—	V
<i>Hue control</i>					
Control range		± 50	—	—	deg
<b>Demodulator part</b>					
Input burst signal amplitude (peak-to-peak value)	V <sub>21-27(p-p)</sub>	—	300	—	mV
Ratio for demodulated signals for equal input signal amplitudes (B-Y)/(R-Y)	$\frac{V_{16-27}}{V_{12-27}}$	—	1,06 ± 10%	—	
(G-Y)/(R-Y); no (B-Y) signal	$\frac{V_{14-27}}{V_{12-27}}$	—	-0,27 ± 20%	—	
(G-Y)/(B-Y); no (R-Y) signal	$\frac{V_{14-27}}{V_{16-27}}$	—	-0,2 ± 20%	—	
Frequency response between 0 and 1 MHz		—	—	-3	dB
<b>RGB matrix and amplifiers</b>					
Output voltage (note 3) (peak-to-peak value) at nominal luminance/contrast (black-to-white)	V <sub>12;14;16-27</sub>	4,5	5,3	6,3	V
Maximum peak-white level (note 6)	V <sub>12;14;16-27</sub>	9,0	9,3	9,6	V
Maximum output current	I <sub>12;14;16</sub>	—	—	10	mA
Output black level voltage for brightness control of 2 V		—	2,7	—	V
Brightness control voltage range			see Fig. 4		
Brightness control input current	I <sub>11</sub>	—	—	50	μA
Relative spread between R, G and B output signals		—	—	10	%
Blanking level at RGB outputs		1,9	2,1	2,3	V
Tracking of output black level with supply voltage	$\frac{\Delta V_{bl}}{V_{bl}} \times \frac{V_p}{\Delta V_p}$	—	1,1	—	

## CHARACTERISTICS (continued)

parameter	symbol	min.	typ.	max.	unit
<b>RGB matrix and amplifiers (continued)</b>					
Output impedance of RGB outputs	$ Z_{12;14;16-27} $	—	50	—	$\Omega$
Frequency response of total luminance and RGB amplifier circuits for $f = 0$ to 5 MHz		—	—	—3	dB
<b>Data insertion</b>					
Input signals (peak-to-peak value) for an RGB output voltage of 5 V (peak-to-peak)	$V_{13;15;17-27(p-p)}$	0,9	1	1,1	V
<b>Data blanking (pin 9)</b>					
Input voltage for no data insertion	$V_{9-27}$	—	—	0,3	V
Input voltage for data insertion	$V_{9-27}$	0,9	—	—	V
Maximum input voltage	$V_{9-27(m)}$	—	—	2	V
Delay of data blanking	$t_d$	—	—	20	ns
Input current	$I_g$	—	—	35	$\mu A$
<b>Sandcastle input (pin 8)</b>					
Level at which RGB blanking is activated	$V_{8-27}$	1	1,5	2	V
Level at which burst gating and clamping pulse are separated	$V_{8-27}$	6,5	7,0	7,5	V
Delay between black level clamping and burst gating pulse	$t_d$	—	0,4	—	$\mu s$
Input current					
at $V_{8-27} = 0$ to 1 V	$-I_g$	—	—	1	mA
at $V_{8-27} = 1$ to 8,5 V	$I_g$	—	20	—	$\mu A$
at $V_{8-27} = 8,5$ to 12 V	$I_g$	—	—	2	mA

## Notes to the characteristics

- Signal with negative-going sync; amplitude includes sync amplitude.
- Indicated is a signal for a colour bar with 75% saturation; chrominance to burst ratio is 2,2 : 1.
- At nominal contrast and saturation. Nominal contrast is specified as the maximum contrast —3 dB and nominal saturation as the maximum saturation —6 dB.
- All frequency variations are referred to 3,58 MHz carrier frequency.
- For  $\pm 400$  Hz deviation of the oscillator frequency.
- If the typical voltage for this white level is exceeded, the output voltage is reduced by discharging the capacitor at pin 7 (contrast control); discharge current is 1,5 mA.




Fig. 2 Contrast control voltage range.




Fig. 3 Saturation control voltage range.

DEVELOPMENT DATA




Fig. 4 Brightness control voltage range.

## APPLICATION INFORMATION

The function is described against the corresponding pin number.

### 1. + 12 V power supply

The circuit gives good operation in a supply voltage range between 8 and 13,2 V provided that the supply voltage for the controls is equal to the supply voltage of the TDA3563. All signal and control levels have a linear dependency on the supply voltage. The current consumed by the IC at + 12 V is typically 85 mA. It is linearly dependent on the supply voltage.

### 2. Control voltage for identification

The output pulses of the a.c.c. detector are detected with a sample-and-hold circuit to obtain information for the colour killer. The output is available at pin 2.

### 3. Chrominance input

The chrominance signal must be a.c.-coupled to the input. Its amplitude must be between 55 and 1100 mV peak-to-peak (25 to 500 mV peak-to-peak burst signal). All figures for the chrominance signals are based on a colour bar signal with 75% saturation, that is if the burst-to-chrominance ratio of the input is 1 : 2,2.

### 4. Control voltage a.c.c. detector

The shifted burst signal is synchronously demodulated in a separate a.c.c. detector to generate the a.c.c. voltage. The output pulses of this detector are peak detected to control the gain of the chrominance amplifier, thus preventing blooming-up of the colour during weak signal reception.

### 5. Decoupling of the 90° phase shift circuit

A control circuit is required in the 90° phase shift circuit to make the chrominance voltage independent of the hue setting. The control circuit is decoupled by a capacitor at this pin.

### 6. Saturation control

The saturation control range is in excess of 50 dB. The control voltage range is 2 to 4 V. Saturation control is a linear function of the control voltage.

When the colour killer is active, the saturation control voltage is reduced to a low level if the resistance of the external control network is sufficiently high. Then the chrominance amplifier supplies no signal to the demodulator. Colour switch-on can be delayed by proper choice of the time constant for the saturation control setting circuit.

When the saturation control pin is connected to the power supply the colour killer circuit is overruled so that the colour signal is visible on the screen. In this way it is possible to adjust the oscillator frequency without using a frequency counter (see also pins 24 and 26).

### 7. Contrast control

The contrast control range is 20 dB for a control voltage change from + 2 V to + 4 V. Contrast control is a linear function of the control voltage. The output signal is suppressed when the control voltage is 1 V or less. If one or more output signals surpasses the level of 9 V the peak-white limiter circuit becomes active and reduces the output signals via the contrast control by discharging a 10  $\mu$ F capacitor via an internal current sink.

### 8. Sandcastle and vertical blanking input

The output signals are blanked if the amplitude of the pulse is between 2 V and 6,5 V. The burst gate and clamping circuits are activated if the input pulse exceeds a level of 7,5 V. The higher part of the sandcastle pulse should start just after the sync pulse to prevent clamping of the video signal on the sync pulse. The duration should be about 4  $\mu$ s for proper a.c.c. operation.



### 9. Video-data switching

The insertion circuit is activated by means of this input by an input pulse between 1 and 2 V. In that condition, the internal RGB signals are switched off and the inserted signals are supplied to the output amplifiers. If only normal operation is wanted this pin should be connected to ground (pin 27).

The switching times are very short ( $< 20$  ns) to avoid coloured edges of the inserted signals on the screen.

### 10. Luminance signal input

The input signal should have a peak-to-peak amplitude of 0,45 V (peak-white to sync) to obtain a black-white output signal of 5,3 V at nominal contrast. It must be a.c.-coupled to the input by a capacitor of about 22 nF. The signal is clamped at the input to an internal reference voltage. The 1 k $\Omega$  luminance delay line can be applied because the luminance impedance is very high. Consequently the charging and discharging currents of the coupling capacitor are very small and do not influence the signal level at the input noticeably. Additionally the coupling capacitor value may be small.

### 11. Brightness control

The black level of the RGB outputs can be set by the voltage on this pin (see Fig. 4). The minimum black level is identical to the blanking level. The black level can be set higher than 4 V, however, the available output signal amplitude is reduced (see also pin 7). Brightness control also operates on the black level of the inserted signals.

### 12, 14, 16. RGB outputs

The output circuits for red, green and blue are identical. Output signals are 5,3 V (black-white) for nominal input signals and control settings. The black levels of the three outputs have the same value. The blanking level at the outputs is 2,1 V. The peak-white level is limited to 9 V. When this level is exceeded the output signal amplitude is reduced via the contrast control (see also pin 7).

### 13, 15, 17. Inputs for external RGB signals

The external signals must be a.c.-coupled to the inputs via a coupling capacitor of about 100 nF. Source impedance should not exceed 150  $\Omega$ . The input signal required for a 5 V peak-to-peak output signal is 1 V peak to peak. At the RGB outputs the black level of the inserted signal is identical to that of normal RGB signals. When these inputs are not used the coupling capacitors have to be connected to ground (pin 27).

### 18, 19, 20. Black level clamp capacitors

The black level clamp capacitors for the three channels are connected to these pins. The value of each capacitor should be about 100 nF.

### 21, 22. Demodulator input and reference signal phase adjustment

The (R-Y) and (B-Y) demodulator inputs are internally connected (pin 21). The phase angle between the two reference carriers is 115°. At the nominal hue adjustment the (B-Y) signal is demodulated with a difference of 0°. The phase shift of 115° can be changing the voltage at pin 22. The gain at the two demodulators is identical. The (G-Y) is composed of  $-0,27(R-Y) - 0,22(B-Y)$ .

### 23, 25. Hue control

The hue control is obtained by changing the phase of the input signal of the burst phase detector with respect to the demodulator input signal. This phase shift is obtained by generating a 90° shifted sine-wave via a Miller integrator (biased via pin 23) which is mixed with the original burst signal.

**APPLICATION INFORMATION** (continued)

**24, 26. Reference oscillator**

As the burst phase detector has an asymmetrical output the oscillator can be adjusted by changing the voltage of the output (pin 24) via a high-ohmic resistor. The capacitor in series with the oscillator crystal must then have a fixed value. When pin 6 (saturation control) is connected to the positive supply line the burst phase detector is based in its nominal position and the colour killer is overruled. This position can therefore be used for the adjustment of the oscillator.

**27. Ground**

**28. Output of the chrominance amplifier**

The (R-Y) and (B-Y) demodulator input (pin 21) is a.c.-coupled to this output.

# DEVELOPMENT DATA

This data sheet contains advance information and specifications are subject to change without notice.

TDA3564

## NTSC DECODER

### GENERAL DESCRIPTION

The TDA3564 is a monolithic integrated decoder for the NTSC colour television standards. It combines all functions required for the demodulation of NTSC signals. Furthermore it contains a luminance amplifier, an RGB-matrix and amplifier. These amplifiers supply output signals up to 5 V peak-to-peak (picture information) enabling direct drive of the discrete output stages.

### QUICK REFERENCE DATA

---

Supply voltage (pin 1)	$V_P = V_{1-23}$	typ.	12 V
Supply current (pin 1)	$I_P = I_1$	typ.	85 mA
<b>Luminance input signal (pin 9)</b>			
Input voltage (peak-to-peak value)	$V_{9-23(p-p)}$	typ.	450 mV
Contrast control range		typ.	-17 to +3 dB
<b>Chrominance amplifier (pin 3)</b>			
Input voltage range (peak-to-peak value)	$V_{3-23(p-p)}$		55 to 1100 mV
Saturation control range		min.	50 dB
<b>RGB matrix and amplifiers</b>			
Output voltage at nominal luminance input signal and nominal contrast (peak-to-peak value)	$V_{13, 14, 15-23(p-p)}$	typ.	5 V
<b>Sandcastle input (pin 8)</b>			
Blanking input voltage	$V_{8-23}$	typ.	1,5 V
Burst gating and clamping input voltage	$V_{8-23}$	typ.	7 V

---

### PACKAGE OUTLINE

24-lead DIL; plastic, with internal heat spreader (SOT-101A, B).




Fig. 1 Block diagram.

## FUNCTIONAL DESCRIPTION

### Luminance amplifier

The luminance amplifier is voltage driven and requires an input signal of 450 mV peak-to-peak (positive video). The luminance delay line must be connected between the i.f. amplifier and the decoder. The input signal is a.c. coupled to the input (pin 9).

The black level at the output of the preamplifier is clamped to a fixed d.c. level by the black level clamping circuit. The high input impedance of the luminance amplifier minimizes disturbance of the input signal black level by the source impedance (delay line matching resistors).

During clamping the low input impedance reduces noise and residual signals. After clamping the signal is fed to a peaking stage. The overshoot is defined by the capacitor connected to pin 10 and the peaking is adjusted by the control voltage at pin 11.

The peaking stage is followed by a contrast control stage. The contrast control voltage range (pin 7) is nominally  $-17$  to  $+3$  dB. The linear relationship between the contrast control voltage and the gain is shown in Fig. 2.

### Chrominance amplifier

The chrominance amplifier has an asymmetrical input. The input signal must be a.c. coupled (pin 3) and have a minimum amplitude of 55 mV peak-to-peak. The gain control stage has a control range in excess of 30 dB, the maximum input signal must not exceed 1.1 V peak-to-peak, otherwise clipping of the input signal will occur. From the gain control stage the chrominance signal is fed to the saturation and contrast control stages. Chrominance and luminance contrast control stages are directly coupled to obtain good tracking. Saturation is linearly controlled via pin 6 (see Fig. 3). The control voltage range is 2 V to 4 V, the input impedance is high and the saturation control range is in excess of 50 dB. The burst signal is not affected by saturation control. The output signal at pin 24 is a.c. coupled to the demodulators via pin 17.

### Oscillator and a.c.c. detector

The 7,16 MHz reference oscillator operates at twice the subcarrier frequency. The reference signals for the (R-Y) and (B-Y) demodulators, burst phase detector and a.c.c. detector are obtained via the divide-by-2 circuit, which provides a  $90^\circ$  phase shift. The oscillator is controlled by the burst phase detector, which is gated with the narrow part of the sandcastle pulse (pin 8). As the burst phase detector has an asymmetrical output the oscillator can be adjusted by changing the voltage of the output (pin 21) via a high-ohmic resistor. The capacitor in series with the oscillator crystal must then have a fixed value. When pin 6 (saturation control) is connected to the positive supply line the burst signal is suppressed and the colour killer is overruled. This position can therefore be used for adjustment of the oscillator. The adjustment is visible on the screen.

The hue control is obtained by changing the phase of the input signal of the burst phase detector with respect to the chrominance signal applied to the demodulators. This phase shift is obtained by generating a  $90^\circ$  shifted sine-wave via a Miller integrator (biased via pin 19) which is mixed with the original burst signal. A control circuit is required in the  $90^\circ$  phase shift circuit to make the chrominance voltage independent of the hue setting. This control circuit is decoupled by a capacitor connected to pin 5.

### Oscillator and a.c.c. detector

As the shifted burst signal is synchronously demodulated in a separate a.c.c. detector to generate the a.c.c. voltage, it is not affected by the hue control. The output pulses of this detector are peak detected (pin 4) to control the gain of the chrominance amplifier, thus preventing blooming-up of the colour during weak signal reception. This ensures reliable operation of the colour killer. During colour killing the colour channel is blocked by switching-off saturation control and the demodulators.

**FUNCTIONAL DESCRIPTION** (continued)**Demodulators**

The (R-Y) and (B-Y) demodulators are driven by the chrominance signal (pin 24) and the reference signals from the 7,16 MHz divider circuit. The phase angle between the two reference carriers is  $115^\circ$ . This is achieved by the (R-Y) demodulator receiving an additional phase shift by mixing the two signals from the divider circuit. The phase shift of  $115^\circ$  can be varied between  $90^\circ$  and  $140^\circ$  by changing the bias voltage at pin 18. The demodulator output signals are fed to R and B matrix circuits and to the (G-Y) matrix to provide the (G-Y) signal which is applied to the G matrix. The demodulator circuits are killed and blanked by by-passing the input signals.

**RGB matrix and amplifiers**

The three matrix and amplifier circuits are identical and only one circuit will be described. The luminance and the colour difference signals are added in the matrix circuit to obtain the colour signal. Output signals are  $5 V_{(p-p)}$  (black-white) for the following nominal input signals and control settings.

- Luminance  $450 mV_{(p-p)}$
- Chrominance  $550 mV_{(p-p)}$  (burst-to-chrominance ratio of the input 1: 2,2)
- Contrast  $-3 dB$  max.
- Saturation  $-6 dB$  max.

The maximum output voltage is approximately  $7 V_{(p-p)}$ .

The black level of the blue channel is compared with a variable external reference level (pin 12) which provides brightness control. The brightness control range is 1 V to 3,2 V (see Fig. 4). The control voltage is stored in a capacitor (connected to pin 16) and controls the black level at the output (pin 15) between 2 V and 4 V, via a change of the level of the luminance signal before matrixing.

**Note**

Black levels of up to approximately 6 V are possible, but amplitude of the output signal is reduced to  $3 V_{(p-p)}$ .

If the output signal surpasses the level of 9 V the peak-white limiter circuit becomes active and reduces the output signal via the contrast control.

**Blanking of RGB signals**

The RGB signals can be blanked via the sandcastle input (pin 8). A slicing level of 1,5 V is used for this blanking function, so that the wide part of the sandcastle pulse is separated from the remainder of the pulse. During blanking a level of + 2 V is available at the output.

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage (pin 1)	$V_P = V_{1-23}$	max.	13,2 V
Total power dissipation	$P_{tot}$	max.	1,7 W
Storage temperature range	$T_{stg}$		$-25$ to $+150$ °C
Operating ambient temperature range	$T_{amb}$		$-25$ to $+65$ °C

**THERMAL RESISTANCE**

From junction to ambient (in free air)	$R_{th j-a}$	=	50 K/W
--	--------------	---	--------

## CHARACTERISTICS

 $V_P = V_{1-23} = 12 \text{ V}$ ;  $T_{\text{amb}} = 25 \text{ }^\circ\text{C}$ ; unless otherwise specified

parameter	symbol	min.	typ.	max.	unit
<b>Supply (pin 1)</b>					
Supply voltage	$V_P = V_{1-23}$	8	12	13,2	V
Supply current	$I_P = I_1$	—	85	—	mA
Total power dissipation	$P_{\text{tot}}$	—	1,0	—	W
<b>Luminance amplifier (pin 9)</b>					
Input voltage (note 1) (peak-to-peak value)	$V_{9-23(p-p)}$	—	450	—	mV
Input level before clipping	$V_{9-23}$	—	—	2	V
Input current	$I_9$	—	0,15	1	$\mu\text{A}$
Contrast control range (see Fig. 2)		-17	—	+3	dB
Control voltage for an attenuation of 40 dB		—	1,2	—	V
Input current contrast control	$I_7$	—	—	15	$\mu\text{A}$
<b>Peaking of luminance signal</b>					
Output impedance (pin 10)	$ Z_{10-23} $	—	200	—	$\Omega$
Ratio of internal/external current when pin 10 is short-circuited		—	3	—	
Control voltage for peaking adjustment (pin 11)	$V_{11-23}$	—	2-4	—	V
Input impedance (pin 11)	$ Z_{11-23} $	—	10	—	k $\Omega$
<b>Chrominance amplifier (pin 3)</b>					
Input voltage (note 2) (peak-to-peak value)	$V_{3-23(p-p)}$	55	550	1100	mV
Input impedance	$ Z_{3-23} $	—	8	—	k $\Omega$
Input capacitance	$C_{3-23}$	—	4	6	pF
A.C.C. control range		30	—	—	dB
Change of the burst signal at the output over the whole control range		—	—	1	dB
Gain at nominal contrast/saturation pin 3 to pin 24 (note 3)		13	—	—	dB
Output voltage (note 3) (peak-to-peak value) at a burst signal of 300 mV(p-p)	$V_{24-23(p-p)}$	—	240	—	mV
Maximum output voltage range (pin 24) (peak-to-peak value)	$V_{24-23(p-p)}$	—	1-7	—	V
Distortion of chrominance amplifier at $V_{24-23(p-p)} = 0,5 \text{ V}$ (output) up to $V_{3-23(p-p)} = 1 \text{ V}$ (input)	d	—	3,0	5	%

## CHARACTERISTICS (continued)

parameter	symbol	min.	typ.	max.	unit
<b>Chrominance amplifier (continued)</b>					
Frequency response between 0 and 5 MHz	$\alpha_{24-3}$	—	—	-2	dB
Saturation control range (see Fig. 3)		50	—	—	dB
Input current saturation control (pin 6)	$I_6$	—	—	20	$\mu\text{A}$
Tracking between luminance and chrominance contrast control		—	—	2	dB
Cross-coupling between luminance and chrominance amplifier (note 4)		—	—	-46	dB
Signal-to-noise ratio at nominal input signal (note 5)	S/N	56	—	—	dB
Phase shift between burst and chrominance at nominal contrast/saturation	$\Delta\phi$	—	—	$\pm 5$	deg
Output impedance of chrominance amplifier	$ Z_{24-23} $	—	25	—	$\Omega$
Output current	$I_{24}$	—	—	10	mA
<b>Reference part</b>					
<i>Phase-locked loop</i>					
Catching range (note 6)	$\Delta f$	500	700	—	Hz
Phase shift for $\pm 400$ Hz deviation of $f_{\text{osc}}$ (note 6)	$\Delta\phi$	—	—	5	deg
<i>Oscillator</i>					
Temperature coefficient of oscillator frequency (note 6)	$TC_{\text{osc}}$	—	-1,5	—	Hz/K
Frequency variation when supply voltage increases from 10 to 13,2 V (note 6)	$\Delta f_{\text{osc}}$	—	40	—	Hz
Input resistance (pin 22)	$R_{22-23}$	—	300	—	$\Omega$
Input capacitance (pin 22)	$C_{22-23}$	—	—	10	pF
<i>A.C.C. generation (pin 2)</i>					
Control voltage at nominal input signal	$V_{2-23}$	—	5,3	—	V
Control voltage without chrominance input	$V_{2-23}$	—	2,8	—	V
Colour-off voltage	$V_{2-23}$	—	3,4	—	V
Colour-on voltage	$V_{2-23}$	—	3,6	—	V
Change in burst amplitude with supply voltage		independent			
Voltage at pin 4 at nominal input signal	$V_{4-23}$	—	5,2	—	V
<i>Hue control</i>					
Control range		$\pm 50$	—	—	deg
Control voltage range		see Fig. 5			V



parameter	symbol	min.	typ.	max.	unit
<b>Demodulator part</b>					
Input burst signal amplitude (pin 17) (peak-to-peak value)	$V_{17-23(p-p)}$	—	320	—	mV
Input impedance (pin 17; note 7)	$ Z_{17-23} $	—	2	—	k $\Omega$
Ratio of demodulated signals (B-Y)/(R-Y)	$\frac{V_{15-23}}{V_{13-23}}$	—	1,1	—	
(G-Y)/(R-Y); no (B-Y) signal	$\frac{V_{14-23}}{V_{13-23}}$	—	0,26	—	
(G-Y)/(B-Y); no (R-Y) signal	$\frac{V_{14-23}}{V_{15-23}}$	—	0,22	—	
Frequency response between 0 and 1 MHz		—	—	-3	dB
Cross-talk between colour difference signals		40	—	—	dB
Control range reference signal (R-Y) demodulator (pin 18; note 8)	$\phi$		see Fig. 6		deg
<b>RGB matrix and amplifiers</b>					
Output voltage (peak-to-peak value) at nominal input signal (black-to-white) (note 3)	$V_{13,14,15-23(p-p)}$	—	5	—	V
Output voltage at pin 13 (peak-to-peak value) at nominal contrast/saturation and no luminance signal to (R-Y)	$V_{13-23(p-p)}$	—	5,25	—	V
Maximum peak-white level (note 9)	$V_{13,14,15-23}$	9,0	9,3	9,6	V
Maximum output current (pins 13, 14, 15)	$I_{13,14,15}$	—	—	10	mA
Output black level voltage for a brightness control voltage at pin 12 of 2 V	$V_{13,14,15-23}$	—	2,7	—	V
Black level shift with vision contents		—	—	40	mV
Brightness control voltage range			see Fig. 4		V
Brightness control input current	$I_{12}$	—	—	5	$\mu$ A
Variation of black level with temperature	$\Delta V/\Delta T$	—	0,35	1,0	mV/K
with contrast	$\Delta V$	—	10	100	mV
Relative spread between the R, G and B output signals		—	—	10	%
Relative black-level variation between the three channels during variation of contrast, brightness and supply voltage		—	0	20	mV
Differential black-level drift over a temperature range of 40 °C		—	0	20	mV
Blanking level at the RGB outputs		1,9	2,1	2,3	V
Difference in blanking level of the three channels		—	0	—	mV

## CHARACTERISTICS (continued)

parameter	symbol	min.	typ.	max.	unit
<b>RGB matrix and amplifiers (continued)</b>					
Differential drift of the blanking levels over a temperature range of 40 °C		—	0	—	mA
Tracking of output black level with supply voltage	$\frac{\Delta V_{b1}}{V_{b1}} \times \frac{V_P}{\Delta V_P}$	—	1,1	—	
Signal-to-noise ratio of output signals (note 5)	S/N	62	—	—	dB
Residual 7,1 MHz signal and higher harmonics at the RGB outputs (peak-to-peak value)		—	75	150	mV
Output impedance of RGB outputs	$ Z_{13,14,15-23} $	—	50	—	$\Omega$
Frequency response of total luminance and RGB amplifier circuits for f = 0 to 5 MHz		—	—	-3	dB
<b>Sandcastle input (pin 8)</b>					
Level at which the RGB blanking is activated	V <sub>8-23</sub>	1	1,5	2	V
Level at which burst gating and clamping pulse are separated	V <sub>8-23</sub>	6,5	7,0	7,5	V
Delay between black level clamping and burst gating pulse	t <sub>d</sub>	—	0,4	—	$\mu$ s
Input current at V <sub>8-23</sub> = 0 to 1 V	-I <sub>g</sub>	—	—	1	mA
at V <sub>8-23</sub> = 1 to 8,5 V	I <sub>g</sub>	—	20	—	$\mu$ A
at V <sub>8-23</sub> = 8,5 to 12 V	I <sub>g</sub>	—	—	2	mA

**Notes to the characteristics**

- Signal with the negative-going sync; amplitude includes sync amplitude.
- Indicated is a signal for a colour bar with 75% saturation; chrominance to burst ratio is 2,2 : 1.
- Nominal contrast is specified as the maximum contrast -3 dB and nominal saturation as the maximum saturation -6 dB.
- Cross coupling is measured under the following conditions:
  - Input signals nominal
  - Contrast and saturation such that nominal output signals are obtained
  - The signals at the output at which no signal should be available must be compared with the nominal output signal at that output.
- The signal-to-noise ratio is defined as peak-to-peak signal with respect to r.m.s. noise.
- All frequency variations are referred to 3,58 MHz carrier frequency.
- These signal amplitudes are determined by the a.c.c. circuit of the reference part.
- When pin 18 is open circuit the phase shift between the (R-Y) and (B-Y) reference carrier is 115°. This phase shift can be varied by changing the voltage applied to pin 18.
- If the typical voltage for this white level is exceeded, the output voltage is reduced by discharging the capacitor at pin 7 (contrast control); discharge current is 1,5 mA.




Fig. 2 Contrast control voltage range.




Fig. 3 Saturation control voltage range.

DEVELOPMENT DATA




Fig. 4 Brightness control voltage range.




Fig. 5 Hue control voltage range.




Fig. 6 Phase shift between (R-Y) and (B-Y) as a function of  $V_{18-23}$ .



# DEVELOPMENT DATA

This data sheet contains advance information and specifications are subject to change without notice.

TDA3565

## PAL DECODER

### GENERAL DESCRIPTION

The TDA3565 PAL decoder contains all the functions required for PAL signal decoding and colour matrixing and is contained within an 18-pin package. The oscillator, a.c.c. detector and burst phase detector each have single-pin outputs and the coupling capacitor for the luminance input at pin 8 doubles as a storage capacitor for the black level clamping circuit. Black level clamping of the three colour channels is performed using feedback proportional to the red channel black level. This feedback (variable with the brightness control) controls the input level of the luminance amplifier and therefore the clamping levels of all three colour signal outputs.

### QUICK REFERENCE DATA

Supply voltage	$V_p = V_{1-17}$	typ.	12 V
Supply current	$I_p = I_1$	typ.	85 mA
Luminance input signal (peak-to-peak value)	$V_{8-17(p-p)}$	typ.	0,45 V
Chrominance input signal (peak-to-peak value)	$V_{3-17(p-p)}$	typ.	550 mV
RGB output signal amplitudes (peak-to-peak value) at nominal luminance and contrast	$V_{10,11,12-17(p-p)}$	typ.	5 V
Contrast control range			-11 to +3 dB
Saturation control range		>	50 dB
A.C.C. control range		>	30 dB
Level at which RGB blanking is activated	$V_{7-17}$	typ.	1,5 V
Level at which burst gate/clamping pulse are separated	$V_{7-17}$	typ.	7 V

### PACKAGE OUTLINE

18-lead DIL; plastic (SOT-102HE).




Fig. 1 Block diagram.

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage (pin 1)	$V_P = V_{1-17}$	max.	13,2 V
Total power dissipation	$P_{tot}$	max.	1,7 W
Operating ambient temperature range	$T_{amb}$		-25 to +65 °C
Storage temperature range	$T_{stg}$		-25 to +150 °C

**THERMAL RESISTANCE**

From junction to ambient (in free air)	$R_{th\ j-a}$	max.	50 K/W
--	---------------	------	--------

**CHARACTERISTICS** $V_P = V_{1-17} = 12\text{ V}$ ;  $T_{amb} = 25\text{ °C}$  unless otherwise specified

DEVELOPMENT DATA

parameter	symbol	min.	typ.	max.	unit
<b>Supply (pin 1)</b>					
Supply voltage	$V_{1-17}$	9,0	12,0	13,2	V
Supply current	$I_1$	—	85	—	mA
Total power dissipation	$P_{tot}$	—	1,0	—	W
<b>Luminance amplifier</b>					
Input signal amplitude (note 1) (peak-to-peak value)	$V_{8-17(p-p)}$	—	0,45	—	V
Input level before clipping occurs	$V_{8-17}$	—	—	1	V
Input current at $V_{8-17} = 2\text{ V}$ ; clamp not active	$I_8$	—	0,15	1,0	$\mu\text{A}$
Contrast control range (Fig. 2)		—	-11 to +3	—	dB
Contrast control input current at $V_{6-17} = 3\text{ V}$	$I_6$	—	—	25	$\mu\text{A}$
<b>Chrominance amplifier</b>					
Input signal amplitude (note 2) (peak-to-peak value)	$V_{3-17(p-p)}$	55	550	1100	mV
Input impedance	$Z_{3-17}$	—	8,0	—	$k\Omega$
Input capacitance	$C_{3-17}$	—	4,0	6,0	pF
A.C.C. control range		30	—	—	dB
Change of burst signal at output over whole a.c.c. control range		—	—	1	dB
Amplification pin 3 to pin 18 at nominal contrast/saturation (note 3)		32	—	—	dB
Output signal amplitude (peak-to-peak value) at nominal contrast/saturation (note 3); $V_{burst(p-p)} = 0,5\text{ V}$	$V_{18-17(p-p)}$	—	1,7	—	V

## CHARACTERISTICS (continued)

parameter	symbol	min.	typ.	max.	unit
<b>Chrominance amplifier (continued)</b>					
Maximum output voltage range (peak-to-peak value) at $R_L = 2 \text{ k}\Omega$	$V_{18-17(p-p)}$	—	4,0	—	V
Chrominance amplifier distortion at $V_{8-17(p-p)} = 2 \text{ V}$ (output) up to $V_{3-17(p-p)} = 1 \text{ V}$ (input)	$dg-3$	—	3,0	5,0	%
Frequency response between 0 and 5 MHz		—	—	-2	dB
Saturation control range (Fig. 3)		—	50	—	dB
Saturation control input current at $V_{5-17} = 3 \text{ V}$	$I_5$	—	—	25	$\mu\text{A}$
Tracking between luminance and chrominance over 10 dB of contrast control range		—	—	2	dB
Cross coupling between luminance and chrominance amplifiers (note 4)		—	—	-46	dB
Signal-to-noise ratio at nominal input signal (note 5)	S/N	56	—	—	dB
Burst phase shift with respect to chrominance at nominal contrast/saturation (note 3)	$\Delta\varphi$	—	—	$\pm 5$	deg
Chrominance amplifier output impedance	$Z_{18-17}$	—	25	—	$\Omega$
Output current (pin 18)	$I_{18}$	—	—	10	mA
<b>Reference part</b>					
Phase-locked loop					
Catching range (note 6)	$\Delta f$	500	700	—	Hz
Phase shift for $\pm 400 \text{ Hz}$ deviation of oscillator frequency (note 6)	$\Delta\varphi$	—	—	5	deg
Oscillator					
Temperature coefficient of oscillator frequency (note 6)	$TC_{osc}$	—	2	3	Hz/K
Frequency deviation when supply voltage changes from 10 to 13,2 V (note 6)	$\Delta f_{osc}$	—	40	100	Hz
Input resistance	$R_{16-17}$	250	290	330	$\Omega$
Input capacitance	$C_{16-17}$	—	—	10	pF
A.C.C. generation					
Voltage with nominal input signal	$V_{4-17}$	—	5,0	—	V
Voltage without chrominance input	$V_{4-17}$	—	2,7	—	V
Colour-off voltage	$V_{4-17}$	—	3,2	—	V
Colour-on voltage	$V_{4-17}$	—	3,5	—	V
Identification-on voltage	$V_{4-17}$	—	2,4	—	V



parameter	symbol	min.	typ.	max.	unit
Change in burst amplitude with temperature		—	0,1	0,25	%/K
Pin 2 voltage at nominal input signal	$V_{2-17}$	—	5,1	—	V
<b>Demodulator part</b>					
Burst signal amplitude (peak-to-peak value) at pins 13 and 14 (note 7)	$V_{13-17(p-p)}$ $V_{14-17(p-p)}$	—	80	—	mV
Input impedance of pins 13 or 14 to pin 17	$Z_{13, 14-17}$	—	1,0	—	k $\Omega$
Ratios of demodulated signals with equal signal inputs to pins 13 and 14 and no luminance input signal:					
(B-Y)/(R-Y)	$\frac{V_{12-17}}{V_{10-17}}$	—	1,78 ± 10%	—	
(G-Y)/(R-Y) (no (B-Y) signal)	$\frac{V_{11-17}}{V_{10-17}}$	—	-0,51 ± 10%	—	
(G-Y)/(B-Y) (no (R-Y) signal)	$\frac{V_{11-17}}{V_{12-17}}$	—	-0,19 ± 10%	—	
Frequency response between 0 and 1 MHz		—	—	-3	dB
Separation of colour difference channels		40	—	—	dB
Phase difference between (R-Y) signal and (R-Y) reference signal	$\Delta\varphi$	—	—	5	deg
Phase difference between (R-Y) and (B-Y) reference signals	$\Delta\varphi$	85	90	95	deg
<b>RGB matrix and amplifiers</b>					
Output signal amplitudes (peak-to-peak value) at nominal luminance signal and contrast inputs (black-white) (note 3)	$V_{10-17(p-p)}$ $V_{11-17(p-p)}$ $V_{12-17(p-p)}$	4,5	5,0	5,5	V
Red channel output amplitude (peak-to-peak value) at nominal contrast/saturation (note 3) and no luminance signal to (R-Y)	$V_{10-17(p-p)}$	3,7	5,25	7,4	V
Maximum peak white level (note 8)		9,0	9,3	9,6	V
Maximum output current	$I_{10,11,12}$	—	—	15	mA
Red channel black level output when brightness control $V_{g,17} = 2$ V	$V_{10-17}$	—	2,7	—	V
Difference between black levels in R, G and B outputs		—	—	0,6	V

## CHARACTERISTICS (continued)

parameter	symbol	min.	typ.	max.	unit
<b>RGB matrix and amplifiers (continued)</b>					
Black level shift with picture content		—	—	40	mV
Brightness control voltage range	V <sub>g-17</sub>		see Fig. 3		
Brightness control input current at V <sub>g-17</sub> = 2 V	I <sub>g</sub>	—	—	—50	μA
Variation of black level with temperature		—	+ 0,35	1,0	mV/K
Variation of black level with contrast control		—	10	100	mV
Relative spread between the three channel outputs		—	—	10	%
Relative variation in black level between the three channels during normal variations of contrast and supply voltage		—	0	20	mV
Differential drift of black level over a temperature range of 40 °C		—	0	20	mV
Blanking level at the three channel outputs		1,9	2,1	2,3	V
Difference in blanking level of the three channel outputs		—	0	—	mV
Differential drift of blanking levels over a temperature range of 40 °C		—	0	—	mV
Tracking of output black levels with variation of supply voltage	$\frac{\Delta V_{bl}}{V_{bl}} \times \frac{V_p}{\Delta V_p}$	—	1,1	—	
Signal-to-noise ratio of output signals (note 5)	S/N	62	—	—	dB
Residual 4,4 MHz component in output signals (peak-to-peak value)		—	25	50	mV
Residual 8,8 MHz and higher harmonic components in output signals (peak- to-peak value)		—	75	150	mV
Output impedance	Z <sub>10,11,12-17</sub>	—	50	—	Ω
Frequency response of total luminance/ RGB amplifier circuits for 0 to 5 MHz		—	—	—3	dB

parameter	symbol	min.	typ.	max.	unit
<b>Sandcastle pulse detector</b>					
Level at which RGB blanking is activated	V <sub>7.17</sub>	1,0	1,5	2,0	V
Level at which burst gate and clamping pulse are separated	V <sub>7.17</sub>	6,5	7,0	7,5	V
Delay between black level clamping and burst gating pulse		—	0,4	—	μs
Input current at:					
V <sub>7.17</sub> = 0 to 1 V	I <sub>7</sub>	—	—	-1	mA
V <sub>7.17</sub> = 1 to 8,5 V	I <sub>7</sub>	—	10	—	μA
V <sub>7.17</sub> = 8,5 to 12 V	I <sub>7</sub>	—	—	2	mA

**Notes to the characteristics**

1. Signal with negative-going sync pulse. Signal amplitude includes sync pulse amplitude.
2. The signal indicated is for a colour bar with 75% saturation and a corresponding chrominance burst ratio of 2,2 : 1.
3. Nominal contrast is defined as (maximum contrast - 3 dB) and nominal saturation is (maximum saturation - 6 dB).
4. Cross coupling is measured under the following condition; input signals nominal and contrast/saturation controls adjusted to obtain nominal output signals. The signals at the output at which no signal should be available must be compared with the nominal signal at that output.
5. The signal-to-noise ratio is defined as peak-to-peak signal with respect to r.m.s. noise.
6. All frequency variations are referred to 4,4 MHz carrier frequency.
7. These signal amplitudes are determined by the a.c.c. circuit of the reference part.
8. When this level is exceeded the amplitude of the output signal is reduced via a discharge of the capacitor at pin 6 (contrast control). The discharge current is 5,5 mA.




Fig. 2 Luminance contrast control voltage range.




Fig. 3 Brightness control voltage range.




Fig. 4 Saturation control voltage range.

## SYNC COMBINATION WITH TRANSMITTER IDENTIFICATION AND VERTICAL 625 DIVIDER SYSTEM

### GENERAL DESCRIPTION

The TDA3571B is a monolithic integrated circuit for use in colour television receivers with switched-mode driven or self-regulating horizontal time-base circuits. It is designed in combination with the TDA2581 to operate as a matched pair. When supplied with a composite video signal the TDA3571B delivers drive pulses for the TDA2581 and sync pulses for the vertical deflection. The circuit is optimized for a horizontal and vertical frequency ratio of 625. It incorporates the following features:

#### Features

- Horizontal sync separator (including noise inverter)
- Horizontal phase detector
- Horizontal oscillator (31,25 kHz)
- Sandcastle pulse generator
- Vertical sync pulse separator
- Very stable automatic vertical synchronization due to the 625 divider system, without delay after channel change
- Three voltage level sensor on coincidence detector circuit output
- Video transmitter identification circuit for sound muting and search tuning systems
- Inhibit of vertical sync pulse when no video transmitter is detected

### QUICK REFERENCE DATA

Supply voltage			
horizontal (pin 14)	$V_{14-13}$	typ.	12 V
vertical (pin 18)	$V_{18-13}$	typ.	12 V
Supply current (pin 14 + pin 18)	$V_{14+18}$	typ.	52 mA
Sync separator			
input voltage level (peak-to-peak value)	$V_{2-13(p-p)}$	0,07 to	1 V
slicing level		typ.	50 %
Output pulse			
horizontal (peak-to-peak value)	$V_{8-13(p-p)}$	min.	10 V
vertical sync (peak-to-peak value)	$V_{1-13(p-p)}$	min.	10 V
burst key (peak-to-peak value)	$V_{15-13(p-p)}$	min.	10 V
Video transmitter identification circuit			
Output voltage (pin 10)			
sync pulse present	$V_{10-13}$	typ.	8 V
no sync pulse	$V_{10-13}$	max.	1 V
Phase locked loop			
control sensitivity		typ.	2000 Hz/ $\mu$ s
holding range	$\Delta f$	typ.	$\pm 1000$ Hz
catching range	$\Delta f$	typ.	$\pm 900$ Hz
Operating ambient temperature range	$T_{amb}$		-25 to + 65 °C

### PACKAGE OUTLINE

18-lead DIL; plastic (SOT-102HE).




Fig. 1 Block diagram.

## FUNCTIONAL DESCRIPTION

The video input voltage to drive the sync separator must have negative-going sync, which can be obtained from synchronous demodulators such as TDA2540, TDA2541 and TDA2670.

The slicing level of the sync separator is determined by the value of the resistor between pins 3 and 4. A 5,6 k $\Omega$  resistor provides a slicing level midway between the top sync level and the blanking level. Thus the slicing level is independent of the amplitude of the sync pulse input at pin 2.

The nominal top sync level at pin 2 is 1,5 V, and the amplitude selective noise inverter is activated at 0,7 V. The horizontal phase detector has a steepness of 1,2 V/ $\mu$ s and together with the 1800 Hz/V of the horizontal oscillator provides a total control steepness of 2000 Hz/ $\mu$ s.

A second horizontal phase detector provides a 5,5  $\mu$ s pulse which ensures symmetrical gating of the horizontal synchronization. During catching the gating is automatically switched off. At the same time the flywheel filter is switched to a short time constant. The value of this time constant can be determined externally via pin 11.

When the indirect vertical sync output is generated by the 625 divider system an anti-top flutter pulse switches off the equalizing and vertical sync pulse operation of the phase detector. Thus top flutter distortion of the control voltage due to vertical pulses can be anticipated. When the 625 divider system is in the direct mode the anti-top flutter pulse is inhibited.

The free running output frequency of the horizontal oscillator is 31,25 kHz. The vertical frequency output is obtained by dividing this double horizontal frequency by 625. The double horizontal frequency is fed via a binary divider to provide the normal 15,625 kHz horizontal output at pin 8. The trailing edge of this pulse is positioned 0,9  $\mu$ s after the end of the video sync pulse input at pin 2 (see Fig. 2).

The automatic vertical sync block contains the following:

- 625 divider
- In/out-sync detector
- Direct/indirect sync switch
- Identification circuit

It is fed by a signal obtained by integration of the composite sync signal and an internally generated, clipped video signal. The vertical sync pulse is sliced out of this integrated signal by an automatically biased clipper. The videopart of the signal helps to build up a vertical sync pulse when heavy negative-going reflections (mountains) distort the video signal. The in/out sync-detector considers a signal out-of-sync when fifteen or more successive incoming vertical sync pulses are not in phase with a reference signal from the 625 divider. Therefore a distorted vertical sync signal needs only one out-of-fifteen pulses to be in phase to keep the system in sync. When the sixteenth successive out-of-sync pulse is detected, the direct/indirect sync switch is activated to feed the vertical sync signal directly out of the block at pin 2 (direct sync vertical output).

At the same time the 625 divider is reset by one of the sync pulses. After the reset pulse, if the 7th sliced vertical sync pulse coincides with a 625 divider window, the sync output pulse is presented again by the divider system and switch-over to indirect mode occurs.

In the direct mode, every 7th non-coinciding sliced vertical sync pulse will reset the counter. Thus a non-standard video signal will result in continuous reset pulses and the direct/indirect switch will remain in the direct position.

To avoid delay in vertical synchronization, caused by waiting time of the divider circuit after channel change or an unsynchronized camera change in the studio, information is fed from the horizontal coincidence detector to the automatic switch for the vertical sync pulse. The loss of horizontal synchronization sets the automatic switch to direct vertical sync. When horizontal coincidence is detected again the setting of the automatic switch depends on whether a standard video signal is received or not. When an external voltage between 2,5 V and 7,25 V is applied via pin 12 to the coincidence detector, the horizontal phase detector is switched to a short time constant and the automatic switch to direct vertical

**FUNCTIONAL DESCRIPTION** (continued)

sync. A voltage level on pin 12 > 8,25 V switches the horizontal phase detector to a short time constant, without affecting the indirect/direct vertical sync system which remains operational.

The video transmitter identification circuit detects when a sync pulse occurs during the internal gating pulse. This indicates the presence of a video transmitter and results in the capacitor connected to pin 10 being charged to 8 V. When no sync pulse is present the capacitor discharges to < 1 V. The voltage at pin 10 is compared with an internal d.c. voltage. The identification output at pin 9 is active when pin 10 is < 1,6 V (no video transmitter) and inactive (high impedance) when pin 10 is > 3,5 V.

The vertical sync output pulse at pin 1 is inhibited when no video transmitter is identified, which prevents interference or noise affecting the frequency of the vertical output stage. This results in a vertical stable picture, plus vertical stable position information of tuning systems.

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage			
horizontal (pin 14)	V <sub>14-13</sub>	max.	13,2 V
vertical (pin 18)	V <sub>18-13</sub>	max.	13,2 V
Total power dissipation	P <sub>tot</sub>	max.	1020 mW
Storage temperature range	T <sub>stg</sub>		-25 to +130 °C
Operating ambient temperature range	T <sub>amb</sub>		-25 to +65 °C



**CHARACTERISTICS**

$V_{14-13} = 12 \text{ V}$ ;  $V_{18-13} = 12 \text{ V}$ ;  $T_{\text{amb}} = 25 \text{ }^\circ\text{C}$  unless otherwise specified

parameter	symbol	min.	typ.	max.	unit
<b>Supply (pins 14 and 18)</b>					
Supply voltage range	$V_{14;18-13}$	10	12	13,2	V
Supply current (pin 14 + pin 18)	$I_{14} + I_{18}$	—	52	77	mA
<b>Sync separator and noise gate (pin 2)</b>					
Top sync level (note 1)	$V_{2-13}$	1	1,5	3,5	V
Sync pulse amplitude (peak-to-peak value) (note 2)	$V_{2-13(p-p)}$	0,07	—	1	V
Noise level	$V_{2-13}$	0,5	0,7	1,1	V
Slicing level (note 3)		35	50	65	%
Delay between sync input at pin 2 and phase detector output at pin 6*	$t_d$	—	0,40	—	$\mu\text{s}$
<b>Phase detector (pin 6)</b>					
Control voltage	$V_{6-13}$	0,5	2,8	5	V
Control sensitivity		—	1,2	—	$\text{V}/\mu\text{s}$
<b>Phase locked loop</b>					
Holding range (note 4)	$\Delta f$	—	$\pm 1000$	—	Hz
Catching range (note 4)	$\Delta f$	$\pm 600$	$\pm 900$	—	Hz
Control sensitivity		—	2000	—	$\text{Hz}/\mu\text{s}$
Phase modulation due to hum on the supply line (note 5)		—	2	—	$\mu\text{s}/\text{V}$

\* See waveforms Fig. 2.

## CHARACTERISTICS (continued)

parameter	symbol	min.	typ.	max.	unit
<b>Horizontal oscillator</b>					
Output frequency					
free running	$f_o$	—	31,250	—	kHz
at pin 8	$f_g$	—	15,625	—	kHz
Temperature coefficient	T	—	$2,5 \times 10^{-4}$	—	$K^{-1}$
Frequency variation					
without tolerance of external components	$\Delta f_o$	—	—	4	%
when voltage at pin 14 drops to 6 V	$\Delta f_o$	—	—	10	%
when voltage at pin 14 increases from 10 to 13,2 V	$\Delta f_o$	—	—	0,5	%
Output pin 8					
voltage (no load; peak-to-peak value)	$V_{8-13(p-p)}$	10	—	—	V
current (peak-to-peak value)	$I_{8(p-p)}$	—	10	25	mA
Output resistance	$R_{8-13}$	—	433	—	$\Omega$
Output pulse duty factor	$\delta$	—	54	—	%
Delay between trailing edge of output pulse and end of sync pulse at pin 2	$t_d$	—	0,9	—	$\mu s$
<b>Sandcastle pulse (pin 15)</b>					
Output voltage (peak-to-peak value)	$V_{15-13(p-p)}$	9	—	—	V
Duration of upper part of output pulse*	$t_p$	3	3,6	4,4	$\mu s$
Duration of lower part of output pulse*	$t_p$	8,4	8,8	9,2	$\mu s$
Amplitude of lower part of output pulse (peak-to-peak value)*	$V_{15-13(p-p)}$	4	4,5	5	V
Output impedance	$ Z_o $	—	200	—	$\Omega$
Delay between trailing edge of sync pulse at pin 2 and leading edge of sandcastle pulse at pin 15*	$t_d$	—	0,9	—	$\mu s$

\* See waveforms Fig. 2.

parameter	symbol	min.	typ.	max.	unit
<b>Vertical sync pulse (pin 1)</b>					
Output voltage (peak-to-peak value)	V <sub>1-13(p-p)</sub>	10	—	—	V
Load resistor to pin 18	R <sub>L</sub>	4	—	—	kΩ
Duration of output pulse during indirect synchronization	t <sub>p</sub>	—	170	—	μs
<b>Video transmitter identification circuit</b>					
<b>Pin 10</b>					
Sync pulse present					
charge current	I <sub>10</sub>	—	+ 100	—	μA
output voltage	V <sub>10-13</sub>	—	8	—	V
No sync pulse					
discharge current	I <sub>10</sub>	—	−100	—	μA
output voltage	V <sub>10-13</sub>	—	—	1	V
Switching level output stage					
pin 9 active when:	V <sub>10-13</sub>	1,6	1,9	2,5	V
pin 9 inactive when:	V <sub>10-13</sub>	3,0	3,5	4,0	V
<b>Pin 9 (note 6)</b>					
Sync pulse present					
output current inactive	I <sub>g</sub>	—	—	1	μA
No sync pulse					
output current active	I <sub>g</sub>	2,5	4,0	5,0	mA
output voltage active (load ≤ 0,1 mA)	V <sub>g-13</sub>	10,5	11,0	—	V
<b>Coincidence detector (pin 12)</b>					
First switching level (note 7)					
voltage	V <sub>12-13</sub>	1,7	2,0	2,2	V
required input current	I <sub>12</sub>	0,8	—	—	mA
maximum allowed input current	I <sub>12</sub>	—	—	1,5	mA
Second switching level* (note 8)					
voltage	V <sub>12-13</sub>	7,25	7,75	8,25	V
required input current	I <sub>12</sub>	—	2,2	3,0	mA
Voltage					
normal conditions	V <sub>12-13</sub>	—	0,4	—	V
out-of-sync	V <sub>12-13</sub>	—	2,5	—	V
during noise	V <sub>12-13</sub>	—	1,0	—	V

\* VDR conditions.

Notes to characteristics

1. The video signal at pin 2 must have negative-going sync.
2. Up to 1 V peak-to-peak the slicing level is constant; at amplitudes exceeding 1 V peak-to-peak the slicing level will increase.
3. The slicing level is determined by the value of the resistor between pin 3 and pin 4. The 50% figure is obtained with a 5,6 k $\Omega$  resistor.
4. Values of external circuitry as shown in Fig. 1.
5. The voltage is a peak-to-peak value; the figure can be reduced to 0,6  $\mu$ s/V (p-p) by connecting a 330 nF capacitor between pins 7 and 14.
6. The video transmitter identification output stage at pin 9 consists of a p-n-p current source with an n-p-n emitter-follower.
7. A voltage level between 2,5 V and 7,25 V switches the horizontal phase detector to a short time constant and the automatic switch to direct vertical sync.
8. A voltage level > 8,25 V switches the horizontal phase detector to a short time constant without affecting the operation of the automatic switch.




Fig. 2 Phase relationship between the input and output signals of the TDA3571B.

**APPLICATION INFORMATION** (see also Fig. 3)

The function is described against the corresponding pin number.

**1. Vertical output pulse**

A 10 k $\Omega$  resistor must be connected between pin 1 and the positive vertical supply line at pin 18. The pulse is obtained from the 625 divider circuit when standard input signals are received or from the sync separator when the signals are non-standard. The pulse is inhibited when no video transmitter is detected.

**2. Video input**

The video input signal must have negative-going sync pulses. The top-sync level can vary between 1 V and 3,5 V without affecting the sync separator operation. The slicing level is fixed at 50% for the sync pulse amplitude range 0,07 to 1 V which provides good sync separation down to pulses with an amplitude of 70 mV peak-to-peak. The slicing level is increased for sync pulses in excess of 1 V peak-to-peak. The noise gate is activated at an input level < 1 V, thus when noise gating is required the top sync level should be close to the minimum level of 1 V. When i.f. circuits with a noise gate are used (TDA2540; TDA2541) the noise gate of the TDA3571B is not required.

**3. Sync separator slicing level output**

The sync separator slicing level is determined on this pin. A slicing level of 50% is obtained by comparing this level with the black level of the video signal, which is detected at pin 4. The slicing level P is determined by the following formula.

$$P = \frac{R_S}{R_S + T_{hor}/T_{sync} \times 0,35 \text{ k}\Omega} \times 100\% = \frac{R_S}{R_S + 5,6 \text{ k}\Omega} \times 100\%$$

where  $R_S$  is the resistor (in k $\Omega$ ) between pins 3 and 4. The capacitor that is connected to pin 3 must be between 0,47  $\mu$ F and 4,7  $\mu$ F.

**4. Black level detector output**

The black level of the input signal is detected on this pin. This is required to obtain good sync separator operation. A 47  $\mu$ F capacitor in series with a resistor of 82  $\Omega$  must be connected to this pin. A 5,6 k $\Omega$  resistor connected between pin 3 and pin 4 results in a slicing level of 50%.

**5. Vertical sync pulse integrator biasing network**

The vertical sync pulse is obtained by integrating the composite sync signal in an internal RC-network. An external RC-network is required for the correct biasing of this circuit for various input conditions. Typical values are: R = 68 k $\Omega$ ; C = 10  $\mu$ F. The resistor influences the delay of the direct vertical sync pulse.

**6. Horizontal phase detector output**

The control voltage for the horizontal oscillator is obtained on this pin. The output current is about 2 mA.

**7. Reference voltage horizontal frequency control stage**

This pin has two functions. It is used to decouple the reference voltage for the frequency control of the horizontal (so a good suppression of interference is obtained which may be present on the supply line). It also controls the reference waveform for symmetrical gating of the horizontal synchronization, thus providing good noise immunity.

**APPLICATION INFORMATION** (continued)**8. Horizontal sync pulse output**

This pulse is obtained from the horizontal oscillator via a divider circuit. The duty factor is 54%. The trailing edge of this pulse occurs  $0,9 \mu\text{s}$  after the end of the video sync pulse input at pin 2. Because of this phase relationship the horizontal sync pulse can drive directly the TDA2581.

**9. Video transmitter identification output**

This is an emitter-follower output which will be inactive (high-impedance) when the level at pin 10 is  $>3,5 \text{ V}$  (video transmitter detected). The output will be active high when the level at pin 10 is  $< 1,6 \text{ V}$  (no video transmitter detected). This feature can be used for search-tuning and sound-muting.

**10. Video transmitter identification**

A  $47 \text{ nF}$  capacitor must be connected to this pin. It charges to a level of  $8 \text{ V}$  when a sync pulse is detected, and discharges to a level of  $< 1 \text{ V}$  when no sync pulse is detected.

**11. Gating switch**

This pin is used to switch the time constant of the flywheel filter. The pin condition is determined by the coincidence detector (pin 12). During in-sync or when only noise is being received pin 11 assumes ground level, which results in a long time constant and good noise immunity.

**12. Coincidence detector output**

A  $1 \mu\text{F}$  capacitor must be connected to this pin. The output voltage depends on the oscillator condition (synchronized or not) and on the video input signal. There are two switching levels at pin 12. At the first switching level when the output voltage is  $< 1,85 \text{ V}$ , the flywheel filter is switched to a long time constant and the gating of the phase detector is switched on. When the output voltage is  $> 1,85 \text{ V}$ , the flywheel filter has a short time constant, and the gating of the phase detector is switched off. The result is that during noise the flywheel filter time constant remains long thus preventing large shifts in the frequency of the horizontal oscillator (and screening of the horizontal output transformer). At the second switching level when the output voltage is  $> 8,25 \text{ V}$  the sync system is switched to a short time constant while the indirect/direct vertical sync system remains fully operational. This condition is suitable for VCR application.

**13. Negative supply (ground)****14. Positive supply horizontal oscillator**

Interference and hum on this supply line can affect the oscillator frequency. It is therefore necessary to have separate decoupling of this pin with respect to pin 18.

**15. Sandcastle pulse output**

This pulse is composed of two parts. The lower part has an amplitude of typ.  $4,5 \text{ V}$  peak-to-peak and a width of max.  $9,2 \mu\text{s}$  (for phase relationship see Fig. 2). The upper part has a total amplitude in excess of  $9 \text{ V}$  peak-to-peak and a width of max.  $4,4 \mu\text{s}$ . The leading edge of this pulse has a delay of  $0,9 \mu\text{s}$  with respect to the trailing edge of the sync pulse at the input (pin 2). This pulse can directly drive the burst gate/black level clamp input of the TDA2560.

**16. RC-network horizontal oscillator**

Stable components should be chosen for good frequency stability. For adjusting the frequency a part of the total resistance must be variable. This part must be as small as possible, because of poor stability of variable carbon resistors.

The oscillator can be adjusted when pins 7 and 17 are short circuited (see Fig. 3).

17. Horizontal oscillator control pin

18. Positive supply sync separator and divider circuit (vertical)

This supply requires only simple decoupling. The typical combined current draw of pins 14 and 18 is 52 mA.




Fig. 3 Typical application circuit diagram; for combination of the TDA3571B with the TDA2581.





## SYNC COMBINATION WITH TRANSMITTER IDENTIFICATION AND VERTICAL 625 DIVIDER SYSTEM

### GENERAL DESCRIPTION

The TDA3576B is a monolithic integrated circuit for use in colour television receivers. The circuit is optimized for a horizontal and vertical frequency ratio of 625.

### Features

- Horizontal sync separator (including noise inverter) with sliding bias such that the sync pulse is always sliced between top sync level and blanking level
- Phase detector which compares the horizontal sync pulse with the oscillator voltage; this phase detector is gated
- Phase detector which compares the horizontal flyback pulse with the oscillator voltage
- Horizontal oscillator (31,25 kHz)
- Time constant switching of the first control loop (short time constant during catching and reception of VCR signals)
- Burst key pulse generator (sandcastle pulse with three levels)
- Very stable automatic vertical synchronization due to the 625 divider system, without delay after channel change
- Vertical sync pulse separator
- Three voltage level sensor on coincidence detector circuit output
- Video transmitter identification circuit for sound muting and search tuning systems
- Inhibit of vertical sync pulse when no video transmitter is detected

### QUICK REFERENCE DATA

Supply voltage (pin 17)	$V_P = V_{17-10}$	typ.	12 V
Supply current (pin 17)	$I_{17}$	typ.	70 mA
Sync separator			
input voltage level (peak-to-peak value)	$V_{5-10(p-p)}$		0,1 to 1 V
slicing level		typ.	50 %
Phase-locked-loop			
control sensitivity sync to flyback pulse		typ.	4 kHz/ $\mu$ s
holding range	$\Delta f$	typ.	$\pm 1000$ Hz
catching range	$\Delta f$	typ.	$\pm 900$ Hz
Horizontal output pulse (peak-to-peak value)	$V_{11-10(p-p)}$	min.	11,3 V
Vertical output pulse (peak-to-peak value)	$V_{3-10(p-p)}$	min.	10 V
Burst key output pulse (peak-to-peak value)	$V_{2-10(p-p)}$	min.	9 V
Video transmitter identification circuit output voltage (pin 1)			
sync pulse present	$V_{1-10}$	typ.	8,4 V
no sync pulse	$V_{1-10}$	max.	1 V
Operating ambient temperature range	$T_{amb}$		-25 to +65 °C

### PACKAGE OUTLINE

18-lead DIL; plastic (SOT-102HE4).




Fig. 1 Block diagram.

## FUNCTIONAL DESCRIPTION

The video input voltage to drive the sync separator must have negative-going sync, which can be obtained from synchronous demodulators such as TDA2540 and TDA2541.

The slicing level of the sync separator is determined by the value of the resistor between pins 6 and 7. A 4,7 k $\Omega$  resistor provides a slicing level midway between the top sync level and the blanking level. Thus the slicing level is independent of the amplitude of the sync pulse input at pin 5.

The nominal top sync level at pin 5 is 3 V, and the amplitude selective noise inverter is activated at 0,7 V.

To obtain good stability the circuit contains three control loops. In the first loop the phase of the horizontal sync pulse is compared with a reference output pulse from the horizontal oscillator. In the second loop the phase of the flyback pulse is compared with the same reference output pulse. The first loop is designed for good noise immunity and the second loop has a fast time constant to compensate quickly for storage variations of the output stage. The second loop also generates a gating signal of about 5,5  $\mu$ s for use in the transmitter identification circuit. The third control loop generates a second gating signal which is used in the first phase detector. The pulse width is typically 14  $\mu$ s.

For a short catching time the output current of the first phase detector is not gated but is increased by 5 times during catching. This is caused by the voltage of the coincidence detector at pin 9. For VCR playback conditions the first control loop must be forced to a fast time constant, this is achieved by applying an external voltage of  $\geq 2,7$  V to pin 9.

The free running output frequency of the horizontal oscillator is 31,25 kHz. The vertical frequency output is obtained by dividing this double horizontal frequency by 625. The double horizontal frequency is fed via a binary divider to provide the normal 15,625 kHz horizontal output to pin 11.

The sandcastle pulse is generated at pin 2 and has three levels. The burst key pulse is of short duration, typically 4  $\mu$ s, with an amplitude of 10 V and is the highest level. The second level has a pulse duration equal to the horizontal flyback pulse with an amplitude of 4,5 V and is used for horizontal blanking. The third level, amplitude 2,5 V, is used for vertical blanking and has a pulse duration of 1,34 ms. The last pulse is internally generated by the divider circuit and is only available when a standard video input signal is received. An external vertical blanking pulse can be added to this pin via a suitable series resistor. This pulse will be automatically clamped to 2,5 V.

The automatic vertical sync block contains the following:

- 625 divider
- In/out-sync detector
- Direct/indirect sync switch
- Identification circuit

It is fed by a signal obtained by integration of the composite video signal and an internally generated, clipped video signal. The vertical sync pulse is sliced out of this integrated signal by an automatically biased clipper. The video part of the signal helps to build up a vertical sync when heavy negative-going reflections (mountains) distort the video signal. The in/out sync-detector considers a signal out-of-sync when fourteen or more successive incoming vertical sync pulses are not in phase with a reference signal from the 625 divider. Therefore a distorted vertical sync signal needs only one out-of-fourteen pulses to be in phase to keep the system in sync. When the fifteenth successive out-of-sync pulse is detected, the direct/indirect sync switch is activated to feed the vertical sync signal directly out of the block at pin 3 (direct sync vertical output).

At the same time the 625 divider is reset by one of the sync pulses. After the reset pulse, if the 7th sliced vertical sync pulse coincides with a 625 divider window, the sync output pulse is presented again by the divider system and switch-over to indirect mode occurs.

In the direct mode, every 7th non-coinciding sliced vertical sync pulse will reset the counter. A non-standard video signal will result in continuous reset pulses and the direct/indirect switch will remain in the direct position.

**FUNCTIONAL DESCRIPTION** (continued)

To avoid delay in vertical synchronization, caused by waiting time of the divider circuit after channel change or an unsynchronized camera change in the studio, information is fed from the horizontal coincidence detector to the automatic switch for the vertical sync pulse. The loss of horizontal synchronization sets the automatic switch to direct vertical sync.

When an external voltage between 2,7 V and 8,2 V is applied via pin 9 to the coincidence detector, the horizontal phase detector is switched to a short time constant and the automatic switch to direct vertical sync. A voltage level on pin 9 between 9,2 V and 12 V switches the horizontal phase detector to a short time constant, without affecting the indirect/direct vertical sync system which remains operational. Thus when standard signals are received vertical sync pulses are generated by the divider system.

To avoid disturbance of the horizontal phase detector by the vertical sync pulse the 625 divider system generates an anti-top-flutter pulse. This pulse is applied to the phase 1 detector when a standard video signal is received. The anti-top-flutter pulse is also active for standard VCR signal conditions, voltage at pin 9  $\geq 9,2$  V.

The video transmitter identification circuit detects when a sync pulse occurs during the internal 5,5  $\mu$ s gating pulse. This indicates the presence of a video transmitter and results in the capacitor connected to pin 1 being charged to 8,4 V. When no sync pulse is present the capacitor discharges to  $< 1$  V. The voltage at pin 1 is compared with an internal d.c. voltage. The identification output at pin 18 is active when pin 1 is  $\leq 1,5$  V (no video transmitter) and inactive (high impedance) when pin 1 is  $> 3,5$  V, this information can be used for search tuning.

The vertical sync output pulse at pin 3 is inhibited when no video transmitter is identified, which prevents interference or noise affecting the frequency of the vertical output stage. This results in a vertical stable picture, plus vertical stable position information for tuning systems.

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage (pin 17)	$V_P = V_{17-10}$	max.	13,2 V
Total power dissipation	$P_{tot}$	max.	1200 mW
Storage temperature range	$T_{stg}$		-55 to +125 °C
Operating ambient temperature range	$T_{amb}$		-25 to +65 °C

**THERMAL RESISTANCE**

From junction to ambient (in free air)	$R_{th\ j-a}$	=	50 K/W
--	---------------	---	--------

**CHARACTERISTICS**

$V_P = V_{17-10} = 12\text{ V}$ ;  $T_{amb} = 25\text{ }^\circ\text{C}$ ; measured in Fig. 3; unless otherwise specified

parameter	symbol	min.	typ.	max.	unit
<b>Supply (pin 17)</b>					
Supply voltage range	$V_P = V_{17-10}$	10,5	12	13,2	V
Supply current ( $V_{17-10} = 12\text{ V}$ )	$I_{17}$	50	70	85	mA
Buffer voltage ( $V_{17-10} = 12\text{ V}$ )	$V_{14-10}$	10,5	11	11,5	V
<b>Sync separator and noise gate (pin 5)</b>					
Top sync level (note 1)	$V_{5-10}$	1,0	3,0	3,5	V
Sync pulse amplitude (note 2) (peak-to-peak value)	$V_{5-10(p-p)}$	0,1	0,6	—	V
Slicing level (note 3)		35	50	65	%
Delay between sync input at pin 5 and phase detector output at pin 8*	$t_d$	—	0,35	—	$\mu\text{s}$
Noise gate switching level	$V_{5-10}$	—	0,7	1,0	V
<b>Phase detector (pin 8)</b>					
Control voltage	$V_{8-10}$	0,4	2,7	5,2	V
Control sensitivity (note 7) with slow time constant		—	1,0	—	$\text{V}/\mu\text{s}$
with fast time constant		—	1,0	—	$\text{V}/\mu\text{s}$
with slow time constant <sup>▲</sup>		—	0,7	—	$\text{V}/\mu\text{s}$
<b>Phase-locked-loop (pins 8 and 13)</b>					
Holding range (note 4)	$\Delta f$	—	$\pm 1000$	—	Hz
Catching range (note 4)	$\Delta f$	—	$\pm 900$	—	Hz
Control sensitivity video with respect to oscillator**		—	2,0	—	$\text{kHz}/\mu\text{s}$
with respect to oscillator <sup>▲</sup>		—	1,5	—	$\text{kHz}/\mu\text{s}$
with respect to burst key pulse		—	7,5	—	$\text{kHz}/\mu\text{s}$
with respect to flyback pulse		—	4	—	$\text{kHz}/\mu\text{s}$
Phase modulation due to hum on the supply line; pin 17 (note 4)		—	—	1,0	$\mu\text{s}/\text{V}$

\* See waveforms Fig. 2.

\*\* Without resistor between pins 8 and 13.

<sup>▲</sup> 270 k $\Omega$  between pins 8 and 13.

CHARACTERISTICS (continued)

parameter	symbol	min.	typ.	max.	unit
<b>Phase detector (pin 12)</b>					
Control voltage ( $t_d = 10 \mu s$ )	V <sub>12-10</sub>	—	4,0	—	V
Control sensitivity		—	30	—	V/ $\mu s$
Loop gain phase control *	$\Delta t_d / \Delta t_o$	—	250	—	$\mu s / \mu s$
Control range					
C = 6,8 nF (pin 12)*	$t_d$	6,5	—	24	$\mu s$
C = 100 nF (pin 12)*	$t_d$	2,2	—	24	$\mu s$
Phase adjustment					
control sensitivity		—	12	—	$\mu A / \mu s$
control range		-1,5	—	+3	$\mu s$
<b>Horizontal oscillator (pin 16)</b>					
Output frequency; C <sub>osc</sub> = 3,9 nF; R <sub>osc</sub> = 11,5 k $\Omega$ free running	$f_o$	—	31,250	—	kHz
at pin 11	$f_{11}$	—	15,625	—	kHz
Temperature coefficient	TC	—	+3x 10 <sup>4</sup>	—	K <sup>-1</sup>
Frequency variation					
without tolerance of external components	$\Delta f_o$	—	—	±4	%
when supply voltage (pin 17) increases from 10 V to 13,2 V	$\Delta f_o$	—	0,2	—	%
at minimum supply voltage	$\Delta f_o$	—	1,5	5,0	%
<b>Horizontal output (pin 11; note 5)</b>					
Maximum supply voltage	V <sub>17-10</sub>	—	—	13,2	V
Voltage at which output is started	V <sub>17-10</sub>	6,2	6,7	7,2	V
Output voltage high level	V <sub>11-10</sub>	—	—	13,2	V
Output voltage low level					
I <sub>11</sub> = 10 mA	V <sub>11-10</sub>	—	200	400	mV
I <sub>11</sub> = 50 mA	V <sub>11-10</sub>	—	500	700	mV
Output current at voltage low level	I <sub>11</sub>	—	—	50	mA
Duration of the output pulse	$t_p$		see note 6		$\mu s$
Rise time of the output pulse	$t_r$	0,05	—	0,3	$\mu s$
Protection voltage (pin 11)		13	14,5	15,5	V

\* See waveforms Fig. 2.

parameter	symbol	min.	typ.	max.	unit
<b>Sandcastle pulse (pin 2)*</b>					
Output voltage during burst key pulse (peak-to-peak value)	V <sub>2-10(p-p)</sub>	9	10	—	V
Duration of upper level of output pulse	t <sub>p</sub>	3,6	4,0	4,4	μs
Amplitude of second level of output pulse (peak-to-peak value)	V <sub>2-10(p-p)</sub>	4,0	4,5	5,0	V
Duration of second level of output pulse	t <sub>p</sub>	flyback pulse			μs
Amplitude of lower level of output pulse (peak-to-peak value)	V <sub>2-10(p-p)</sub>	2,0	2,5	3,0	V
Duration of lower level of output pulse during standard signals (note 8)	t <sub>p</sub>	—	1,34**	—	ms
Amplitude at zero level of output pulse	V <sub>2-10</sub>	—	—	1	V
Delay between start of the sync pulse at pin 5 and the rising edge of the burst key pulse at pin 2	t <sub>b</sub>	4,6	4,9	5,2	μs
<b>Phase detector (pin 13)</b>					
Output voltage	V <sub>13-10</sub>	—	2,8	—	V
Charge current	I <sub>13</sub>	—	0,9	—	mA
Discharge current	I <sub>13</sub>	—	0,9	—	mA
<b>Vertical sync pulse (pin 3)</b>					
Output voltage (peak-to-peak value)	V <sub>3-10(p-p)</sub>	10	—	—	V
Output current	I <sub>3</sub>	—	—	5	mA
Duration of output pulse during indirect synchronization	t <sub>p</sub>	—	190	—	μs
Phase variation between first vertical sync pulse and start of output pulse in divider mode		—	—	±2,5	lines
<b>Coincidence detector (pin 9)</b>					
Switching level (note 7)	V <sub>9-10</sub>	2,1	2,4	2,7	V
Voltage					
normal conditions (in-sync)	V <sub>9-10</sub>	—	1,3	—	V
out-of-sync	V <sub>9-10</sub>	—	2,7	—	V
during noise	V <sub>9-10</sub>	—	2,1	—	V

\* See waveforms Fig. 2.

\*\* 21 lines.

## CHARACTERISTICS (continued)

parameter	symbol	min.	typ.	max.	unit
<b>Switching levels for VCR (pin 9)</b>					
Fast time constant for phase 1 switching level	V <sub>9-10</sub>	2,1	2,4	2,7	V
input current	I <sub>g</sub>	1,0	—	2,0	mA
<b>Vertical sync output indirect/direct with divider system active</b>					
switching level*	V <sub>9-10</sub>	8,2	8,7	9,2	V
input current	I <sub>g</sub>	3,0	—	4,0	mA
<b>Flyback input pulse (pin 15)</b>					
Switching level	V <sub>15-10</sub>	—	0,85	1,0	V
Input pulse (peak-to-peak value)	V <sub>15-10(p-p)</sub>	—	—	12	V
Input resistance	R <sub>15-10</sub>	—	3,5	—	kΩ
Input current	I <sub>15</sub>	0,2	—	3,0	mA
Delay between the start of the sync pulse at the video input and the leading edge of the flyback pulse	t <sub>d</sub>	—	0,5	—	μs
<b>Video transmitter identification circuit</b>					
<b>Pin 1</b>					
Sync pulse present					
charge current	I <sub>1</sub>	—	+100	—	μA
output voltage	V <sub>1-10</sub>	—	8,4	—	V
No sync pulse					
discharge current	I <sub>1</sub>	—	-100	—	μA
output voltage	V <sub>1-10</sub>	—	—	1	V
Switching level output stage					
pin 18 active when:	V <sub>1-10</sub>	1,7	2,0	2,2	V
pin 18 inactive when:	V <sub>1-10</sub>	3,0	3,5	4,0	V
<b>Pin 18 (note 9)</b>					
Sync pulse present					
output current inactive	I <sub>18</sub>	—	—	1	μA
No sync pulse					
minimum available output current active (V <sub>18-10</sub> = 7 V)	I <sub>18</sub>	4,0	—	—	mA
maximum allowed output current	I <sub>18</sub>	—	—	10	mA
output voltage active (I <sub>g</sub> = 1 mA)	V <sub>9-13</sub>	10,5	11,0	V <sub>17-10</sub>	V

\* The maximum allowed voltage at pin 9 is V<sub>p</sub> (pin 17).




**Notes to characteristics**

1. The video signal at pin 5 must have negative-going sync.
2. Up to 1 V peak-to-peak the slicing level is constant; at amplitudes exceeding 1 V peak-to-peak the slicing level will increase.
3. The slicing level is determined by the value of the resistor between pin 6 and pin 7. The 50% figure is obtained with a 4,7 k $\Omega$  resistor. The slicing level P is determined by the formula:

$$P = \frac{R_S}{4880 + R_S} \times 100\%; \text{ where } R_S \text{ is the resistor between pins 6 and 7.}$$

4. Values of external circuitry as shown in Fig. 1; the voltage in this ratio has a peak-to-peak value.
5. The horizontal output configuration is an open collector with internal high voltage protection during the off-state of the output transistor.
6. The horizontal output pulse width is determined by the horizontal flyback pulse. The circuit is designed such that the horizontal output transistor cannot be switched on during flyback, but is switched on directly after flyback. Thus  $t_p$  = switch-off delay of horizontal output stage plus flyback time.
7. When the voltage level at pin 9 is < 2,1 V, phase detector 1 (pin 8) is gated. When the level is > 2,7 V, the dynamical control sensitivity of the phase detector is raised such that the output current is increased by five times the original amount and the phase detector is not gated.
8. An external vertical blanking pulse can be applied to pin 2 via a series resistor. The required input current is 2 mA. This external pulse is clamped to 2,5 V by internal circuitry.
9. The video transmitter identification output stage at pin 18 consists of a p-n-p current source with an n-p-n emitter-follower.



7Z80341

Fig. 2 Phase relationship between the input and output signals of the TDA3576B.

## APPLICATION INFORMATION (see also Fig. 3)

The function is described against the corresponding pin number.

### 1. Video transmitter identification

A 47 nF capacitor must be connected to this pin. It charges to a level of 8 V when a sync pulse is detected, and discharges to a level of < 1 V when no sync pulse is detected.

### 2. Sandcastle output pulse

This output has three levels. The first and highest level (10 V) is the burst key pulse with a typical duration of 4,0  $\mu$ s. The second level, for the horizontal blanking, is typically 4,5 V with a pulse duration equal to the horizontal flyback pulse. For the third level an external vertical flyback pulse must be applied to this pin. This pulse will be clamped to 2,5 V by an internal clamping circuit. The input current is typically 2 mA.

### 3. Vertical output pulse

This pulse is obtained from the 625 divider circuit when standard input signals are received or from the sync separator when the signals are non-standard. The pulse is inhibited when no video transmitter is detected. Both pulses have good stability and accuracy and are used to trigger the vertical oscillator.

### 4. Vertical sync pulse integrator biasing network

The vertical sync pulse is obtained by integrating the composite sync signal in an internal RC-network. An external capacitor of 10  $\mu$ F is required for biasing the vertical sync separator, this provides the vertical sync output pulse with a delay of 37  $\mu$ s. This value can be changed by an external resistor. A resistor of 470 k $\Omega$  between pin 3 and +12 V gives a delay of 45  $\mu$ s.

### 5. Video input

The video input signal must have negative-going sync pulses. The top-sync level can vary between 1 V and 3,5 V without affecting the sync separator operation. The slicing level is fixed at 50% for the sync pulse amplitude range 0,1 to 1 V which provides good sync separation down to pulses with an amplitude of 100 mV peak-to-peak. The slicing level is increased for sync pulses in excess of 1 V peak-to-peak. The noise gate is activated at an input level < 1 V, thus when noise gating is required the top sync level should be close to the minimum level of 1 V.

### 6. Sync separator slicing level output

The sync separator slicing level is determined on this pin. A slicing level of 50% is obtained by comparing this level with the black level of the video signal, which is detected at pin 7.

### 7. Black level detector output

The black level of the input signal is detected on this pin. This is required to obtain good sync separator operation. A 22  $\mu$ F capacitor in series with a resistor of 82  $\Omega$  must be connected to this pin. A 4,7 k $\Omega$  resistor connected between pins 6 and 7 results in a slicing level of 50%.

### 8. Horizontal phase detector output and control oscillator input

The flywheel filter must be connected to this pin. Typical values for the components are a capacitor of 100 nF in parallel with an RC-network of 1 k $\Omega$  and 10  $\mu$ F. Furthermore, a resistor of 270 k $\Omega$  should be connected between pins 8 and 13 to limit the free running frequency drift.

The output current of the phase detector depends on the condition of the coincidence detector. The output current is high when the oscillator is out-of-sync. The result is a large catching range, and the phase detector not gated. The output current is low when the oscillator is synchronized and the phase detector is gated; this provides good noise immunity.

**APPLICATION INFORMATION** (continued)**9. Coincidence detector output**

A 1  $\mu$ F capacitor must be connected to this pin. The output voltage depends on the oscillator condition (synchronized or not) and on the video input signal. The following output voltages can occur:

- when in-sync 1,3 V
- when out-of-sync 2,7 V
- during noise at the input 2,1 V

There are two switching levels at pin 9. At the first switching level when the output voltage is  $< 2,1$  V, the phase detector output is low and the gating of the phase detector is switched on. When the output voltage is  $> 2,7$  V, the output current of the phase detector is high and the gating of the phase detector is switched off. The result is a large catching range and a high dynamic steepness of the PLL. At the second switching level when the output voltage is  $> 9,2$  V the sync system is switched to a short time constant while the indirect/direct vertical sync system remains fully operational. This condition is suitable for VCR application.

**10. Negative supply (ground)****11. Horizontal sync pulse output**

This is an open collector output. The collector resistor must be chosen such that sufficient current is supplied to the driver stage. The maximum current is 60 mA. The circuit is designed such that the horizontal output transistor cannot be switched on during flyback, but is switched on directly after flyback.

**12. Control voltage second loop**

This voltage controls the output pulse at pin 11 (positive-going edge). The capacitor connected to this pin must have a minimum value of 6,8 nF. A higher value decreases the dynamic-loop gain in the second control loop. When a high dynamic-loop gain is not required a capacitor value of 100 nF is recommended. Horizontal shift is possible by applying an external current to pin 12.

**13. Reference voltage control loops**

The reference voltage must be decoupled by a capacitor of 10  $\mu$ F.

**14. Decoupling internal power supply**

The IC has two power terminals. The main terminal (pin 17) supplies the output stages, the sync separator and the divider circuit. The specially decoupled terminal (pin 14) supplies the horizontal oscillator. The decoupling capacitor should be 22  $\mu$ F.

**15. Flyback input pulse**

This pulse is required for the second phase control loop and for generating the horizontal blanking pulse in the sandcastle output. The input current must be at least 0,2 mA and not exceed 3 mA.

**16. RC-network horizontal oscillator**

Stable components should be chosen for good frequency stability. For adjusting the frequency a part of the total resistance must be variable. This part must be as small as possible, because of poor stability of variable carbon resistors. The oscillator can be adjusted when pins 8 and 13 are short circuited (see Fig. 3).

**17. Positive supply**

The supply voltage may vary between 10,5 and 13,2 V. The current-draw is typ. 70 mA and the range is 50 to 85 mA.

**18. Video transmitter identification output**

This is an emitter-follower output which will be inactive (high-impedance) when the level at pin 1 is  $> 4$  V (video transmitter detected). The output will be active high when the level at pin 1 is  $< 1,7$  V (no video transmitter detected). This feature can be used for search-tuning and sound-muting.




Fig. 3 Application circuit diagram.



## HORIZONTAL AND VERTICAL SYNC PROCESSOR

### GENERAL DESCRIPTION

This synchronization circuit for colour TV receivers incorporates a voltage-controlled reference oscillator from which the horizontal/vertical synchronization is derived. Division of the reference frequency to obtain the horizontal and vertical frequencies is performed by triggered divider networks and phase relationships between the waveforms are maintained by phase-locked loops. Horizontal and vertical output driver stages are provided.

### Features

- Positive video input; capacitive coupling (source impedance  $< 200 \Omega$ )
- Adaptive sync separator; slicing level at 50% of sync amplitude
- Internal vertical pulse separator with double slope integrator
- Video identification and mute function
- Reference voltage-controlled oscillator operates with low-cost 503 kHz ceramic resonator (32 x horizontal frequency)
- Phase comparator 1 controls phasing between horizontal sync and horizontal scan: with no tv signal, or when in VCR mode, the loop gain is increased by 3-times for faster synchronization
- Phase comparator 2 controls phasing between horizontal flyback and horizontal scan
- Horizontal ramp generator
- Horizontal output driver with constant duty cycle
- Sandcastle pulse generator (three levels)
- Vertical timing logic and 50/60 Hz identification
- Vertical ramp generator with automatic amplitude compensation for 60 Hz mode
- Vertical output driver
- Open-collector vertical blanking output
- Pulse output for keyed a.g.c.
- Protection feature switches off the horizontal drive:
  - during the next horizontal flyback;
  - permanently after three transitory failures have been sensed;
  - permanently when a constant failure condition is sensed.

### PACKAGE OUTLINE

28-lead DIL; plastic (SOT-117).




Fig. 1 Block diagram.



## RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage (pin 8)	$V_P = V_{8-6/21}$	max.	13,2 V
Voltages at:			
pins 1 and 2	$V_{1-6/21}, V_{2-6/21}$		0 to $V_P$ V
pin 16	$V_{16-6/21}$		0 to $V_P$ V
pin 20	$V_{20-6/21}$	max.	$V_P$ V
pin 23	$V_{23-6/21}$		0 to $V_P$ V
pin 24	$V_{24-6/21}$		0 to $V_P$ V
pin 26	$V_{26-6/21}$		0 to 8 V
pin 27	$V_{27-6/21}$		1 to $V_P$ V
pin 28	$V_{28-6/21}$		0 to $V_P$ V
Currents at:			
pin 3	$-I_3$	max.	20 mA
pin 4	$I_4$		-200 to +10 mA
pin 7	$I_7$		-150 to +10 mA
pin 10	$I_{10}$		-10 to +150 mA
pin 11	$I_{11}$		-30 to +30 mA
pin 12	$I_{12}$		-10 to +10 mA
pin 20	$I_{20}$	max.	20 mA
pin 24	$I_{24}$		-5 to +20 mA
Total power dissipation	$P_{tot}$	max.	2 W
Storage temperature range	$T_{stg}$		-25 to +150 °C
Operating ambient temperature range	$T_{amb}$		0 to +70 °C

DEVELOPMENT DATA

## CHARACTERISTICS

 $V_P = V_{8-6/21} = 12$  V;  $T_{amb} = 25$  °C; as measured in Fig. 1; unless otherwise specified

parameter	symbol	min.	typ.	max.	unit
<b>Composite video and sync separator input (pin 27)</b>					
Positive video input signal; internal black level determination					
Standard signal (peak-to-peak value)	$V_{27(p-p)}$	0,2	1,0	3,0	V
Generator resistance	$R_G$	—	—	200	$\Omega$
Input current during sync	$-I_{27}$	—	40	—	$\mu A$
Input current during video	$I_{27}$	—	5	—	$\mu A$

## CHARACTERISTICS (continued)

parameter	symbol	min.	typ.	max.	unit
<b>Composite sync generation (pin 26)</b>					
Horizontal slicing level at 50% of sync pulse amplitude					
Current during sync	$-I_{26}$	—	340	—	$\mu\text{A}$
Current during video	$I_{26}$	—	17	—	$\mu\text{A}$
<b>Internal vertical sync pulse generation</b>					
Vertical slicing level at 50% between black level and horizontal slicing level					
<b>Pulse for keyed a.g.c. (pin 20, open collector)</b>					
With no video input, pin 20 voltage is at high level					
Output current	$I_{20}$	—	—	5	mA
Saturation voltage at $I_{20} = 5 \text{ mA}$	$V_{20-6}$	—	—	0,4	V
Width of key pulse (sync pulse is always inside the key pulse)					
		6,5	8,0	9,0	$\mu\text{s}$
<b>Voltage-controlled oscillator (pins 17, 18 and 19)</b>					
Operating voltage	$V_{18-6}$	5	—	13,2	V
Horizontal frequency control range:					
minimum frequency	$f_{H\text{min}}$	15,2	—	—	kHz
maximum frequency	$f_{H\text{max}}$	16,1	—	—	kHz
<b>Phase comparator 1 (pin 22)</b>					
<i>Loop gain low</i>					
Output current	$I_{22}$ $-I_{22}$	0,30 0,30	0,45 0,45	0,60 0,60	mA mA
Transfer gain		—	1,2	—	kHz/ $\mu\text{s}$
<i>Loop gain high</i>					
Output current	$I_{22}$ $-I_{22}$	0,8 0,8	1,2 1,2	1,6 1,6	mA mA
Transfer gain		—	3,6	—	kHz/ $\mu\text{s}$
<b>VCR switching (pin 23)</b>					
VCR mode selected	$V_{23-6/21}$	—	< 1,5	—	V
VCR mode not selected	Pin 23	open circuit			
Input current	$-I_{23}$	30	—	200	$\mu\text{A}$

parameter	symbol	min.	typ.	max.	unit
<b>Video identification (pins 24 and 25)</b>					
Output saturation voltage at $I_{24} = 5$ mA without video signal	V <sub>24-6/21</sub>	—	—	1,5	V
Output voltage at $I_{24} = 2,5$ mA and 60 Hz video signal	V <sub>24-6/21</sub>	5	6	7	V
Output current with 50 Hz video signal	$I_{24}$	—	—	5	$\mu$ A
Charging current	$-I_{25}$	0,5	0,75	1,0	mA
Charge/discharge current ratio	$-I_{25}/+I_{25}$	—	3	—	
Threshold level for positively increasing voltage	V <sub>25-6/21</sub>	4,0	4,5	5,0	V
Hysteresis	$\Delta V_{25-6/21}$	250	—	500	mV
<b>Horizontal ramp generator</b>					
$C_{13} = 3,3$ nF; circuit in sync					
Sawtooth amplitude (peak-to-peak value)	V <sub>13(p-p)</sub>	2,05	2,38	2,7	V
Charging current	$-I_{13}$	117	136	156	$\mu$ A
Sawtooth starting level (Fig. 2)	V <sub>13-6/21</sub>	1,18	1,26	1,32	V
Dead time (Fig. 2)	$t_D$	5,8	6,0	6,2	$\mu$ s
<b>Sandcastle pulse generator (pin 11)</b>					
Voltage level for burst key at $-I_{11} = 0$ to 6 mA	V <sub>11-6/21</sub>	10,5	—	—	V
Voltage level for horizontal blanking at $\pm I_{11} = 0$ to 3 mA	V <sub>11-6/21</sub>	4,0	4,5	5,0	V
Voltage level for vertical blanking	V <sub>11-6/21</sub>	2,0	2,5	3,0	V
Delay between centre of sync pulse and leading edge of burst key pulse		2,3	—	3,0	$\mu$ s
Width of burst key pulse		3,7	4,0	5,0	$\mu$ s
Horizontal blanking time			flyback pulse		
Vertical blanking time (starting from reset of vertical divider)	$t_{11}$	—	21	—	lines
<b>Horizontal flyback input (pin 12)</b>					
Threshold for blanking	V <sub>12-6/21</sub>	2,5	3,0	3,5	V
Threshold for phase comparator 2					
<b>Phase comparator 2 (pin 16)</b>					
Charging current	$-I_{16}$	0,4	0,6	0,8	mA
Charge/discharge current ratio	$+I_{16}/-I_{16}$	0,95	—	1,05	
Delay between comparable edges of waveforms from phase comparators 1 and 2		1,5	2,0	2,5	$\mu$ s

## CHARACTERISTICS (continued)

parameter	symbol	min.	typ.	max.	unit
<b>Horizontal drive output</b> (pin 10, open collector)					
Saturation voltage at $I_{10} = 20$ mA	$V_{10-6/21}$	—	—	1,0	V
Horizontal drive pulse width (constant duty cycle; voltage level high during horizontal flyback)		27,5	29,0	30,5	$\mu$ s
Phase comparator 2 delay range		15	16	17	$\mu$ s
<b>Vertical divider logic</b>					
Timing of no-sync signal		—	317	—	lines
Timing of search window		255	—	361	lines
Timing of 50 Hz window		307	—	317	lines
Timing of 60 Hz window		255	—	266	lines
<b>Vertical ramp generator</b> (pin 5)					
Internal current source	$-I_5$	—	74	—	$\mu$ A
Additional current supplied when in 60 Hz mode	$-I_5$	12	14	16	$\mu$ A
Discharge time at $C_5 = 470$ nF		—	—	64	$\mu$ s
<b>Vertical sawtooth output</b> (pin 3)					
Sawtooth starting level (Fig. 2)	$V_{3-6}$	1,0	1,26	1,4	V
Sawtooth starting level drift with temperature		—	—	1,5	%
Sawtooth amplitude (peak-to-peak value) at $I_3 = 10$ mA	$V_{3(p-p)}$	—	3	—	V
<b>Vertical amplifier differential inputs</b> (pins 1 and 2)					
Input current	$I_1, I_2$	—	—	10	$\mu$ A
Common mode range		2	—	10	V
<b>Vertical protection</b>					
Condition for continuous vertical blanking	$\Delta V_{1-21}$	25	—	—	mV
<b>Vertical drive output</b> (pin 4)					
Output current	$-I_4$	—	—	80	mA
Voltage gain of vertical amplifier	$G_V$	160	—	600	
<b>Vertical blanking output</b> (pin 7, open collector)					
Saturation voltage at $I_7 = 15$ mA	$V_{7-6/21}$	—	—	0,5	V
Duration of vertical blanking and vertical protection		—	21	—	lines

parameter	symbol	min.	typ.	max.	unit
<b>Protection circuit input (pin 28)</b>					
Condition for protection function active	$V_{28-6/21}$	—	—	< 1,15	V
Maximum thermal drift	—	—	—	1,5	%
Input current when $V_{28-6/21} = V_{14-6/21}$	$I_{28}$	—	—	2,0	$\mu A$
Condition for protection function inactive	$V_{28-6/21}$	1,37	—	—	V
Normal operation of protection function (horizontal drive switched off during next horizontal flyback)	$V_{28-6/21}$	—	—	< $V_{14-6/21}$	V
<b>Protection circuit delay (pin 15)</b>					
Charging current	$-I_{15}$	70	—	130	$\mu A$
Charge/discharge current ratio	$-I_{15}/+I_{15}$	0,9	—	1,1	
Charging time	$t_{15}$	3	4	5	$\mu s$
Charge/discharge time ratio	—	1,6	2,0	2,6	
<b>Current reference input (pin 14)</b>					
External resistor (pin 14) = 3,32 k $\Omega$ $\pm$ 1%	—	—	—	—	—
Voltage reference	$V_{14-6}$	1,20	1,26	1,32	V
Maximum thermal drift	—	—	—	1	%




Fig. 2 Horizontal sawtooth waveform.

APPLICATION INFORMATION




Fig. 3 Application for 90° deflection using TDA3586 in combination with vertical deflection circuit TDA3651.

## SECAM PROCESSOR CIRCUIT

The TDA3590 is a processor circuit that converts SECAM signals into sequential phase modulated signals. This circuit is intended to be used in combination with the TDA3560, TDA3561 or TDA3562 of which the 8,8 MHz oscillator signal is used as the carrier for the modulator. The TDA3590 incorporates the following functions:

- Limiter/amplifier for the chrominance signal
- SECAM demodulator
- Clamp circuit and de-emphasis for the colour difference signals
- Modulator to convert the colour difference signals in sequential phase modulated signals
- Identification circuit which can be used as:
  - horizontal identification
  - vertical identification
  - combination of hor./vert. identification
- Divider circuit which generates the 4,4 MHz carrier signal from the 8,8 MHz signal of the PAL-modulator oscillator
- Sandcastle pulse detector
- SECAM switch and PAL matrix
- Video amplifier

## QUICK REFERENCE DATA

Supply voltage	$V_P = V_{17-2}$	typ. 12 V
Supply current	$I_P = I_{17}$	typ. 90 mA
<b>Chrominance amplifier and demodulator</b>		
Input signal PAL (peak-to-peak value)	$V_{4-2(p-p)}$	typ. 550 mV
Input signal SECAM (peak-to-peak value)	$V_{4-2(p-p)}$	typ. 100 mV
Output signal PAL (peak-to-peak value)	$V_{8-2(p-p)}$	typ. 400 mV
Output signal SECAM (peak-to-peak value)	$V_{8-2(p-p)}$	typ. 1100 mV
<b>Identification</b>		
Input voltage for horizontal identification	$V_{5-2}$	0 to 8 V
Input voltage for vertical identification	$V_{5-2}$	10,5 to 12 V
Voltage at pin 6 for PAL	$V_{6-2}$	typ. 10,3 V
Voltage at pin 6 for SECAM	$V_{6-2}$	typ. 7 V
<b>Sandcastle pulse detector</b>		
Vertical blanking level	$V_{19-2}$	typ. 1,5 V
Horizontal blanking level	$V_{19-2}$	typ. 3,5 V
Burst gating level	$V_{19-2}$	typ. 7,0 V
<b>Luminance amplifier</b>		
Luminance input signal (peak-to-peak value)	$V_{16-2(p-p)}$	typ. 0,5 V
Luminance output signal (peak-to-peak value)	$V_{15-2(p-p)}$	typ. 1 V
<b>PAL-matrix and SECAM-switch</b>		
Burst signal amplitude (peak-to-peak value)	$V_{11;12-2(p-p)}$	typ. 60 mV
Amplification for PAL		typ. 0 dB
Amplification for SECAM		typ. 6 dB

PACKAGE OUTLINE 24-lead DIL; plastic with heat spreader (SOT-101B).




Fig. 1 Block diagram.



## GENERAL DESCRIPTION

### Demodulation

The TDA3590 comprises a chrominance and an identification demodulator, both using the same reference tuned circuit. The identification circuit automatically detects whether the incoming signal at pin 4 is SECAM or not (NTSC, PAL or black-and-white). When PAL signals are received, they are diverted via pin 16 to the chrominance output (pin 8).

The delay line connected to pin 16 delays the PAL luminance signal. The SECAM signal has the same delay in the processor circuitry. When SECAM signals are received, the PAL signal path is switched off. Then, the SECAM signal is applied to a limiter/amplifier (via a bandpass filter with a bell-shaped response, after which it is demodulated). The (R-Y) and (B-Y) signals are available sequentially, so only one demodulator is necessary. After demodulation the signals are applied to an H/2 switch, which separates the two colour difference signals. Now the signals are applied to the (R-Y) and (B-Y) clamp circuits, where the black levels are clamped to the same d.c. level. The optimum black level can be obtained at the end of the horizontal burst, so the timing of the (R-Y) and (B-Y) clamp is determined by an internally generated pulse of 800 ns, which starts just after the sandcastle burst gate pulse. The two signals are added again after clamping. The signal is applied to the modulator via a de-emphasis, blanking and reinsertion circuit.

If  $V_{5-2} > 2\text{ V}$ , artificial black levels are inserted during the horizontal blanking period. The clamp circuits then react upon these levels instead of the demodulated burst signals (necessary in case there are no horizontal burst signals available). The inserted signals may not be identical to the detected signals, because of circuitry spread. This can be corrected by detuning the demodulator tuned circuit.

### Modulation

The (R-Y)/(B-Y) ratio is 1,78 at the de-emphasis output (pin 20). The demodulated (R-Y) and (B-Y) signals have a positive phase position for a magenta colour.

A burst signal is added to the demodulated SECAM signal at the input of the modulator. A sequential modulated chrominance signal is present at the modulator output. The modulation carriers of the (R-Y) and (B-Y) signals are  $90^\circ$  out of phase. The burst is modulated in the + (R-Y) direction and is only present during an (R-Y) line. The modulated (R-Y) component has the same phase position as the (R-Y) burst for a magenta colour.

### Identification

The identification circuit compares the voltage difference, which is obtained after demodulation, with the phase of the flip-flop. For horizontal identification this comparison occurs during the internally generated 800 ns pulse. Only SECAM signals have a voltage difference from line to line during comparison. If the phase relationship between both the signals is wrong, the flip-flop will get a reset with an extra input pulse.

The identification detector information is also used for colour killing and for switching to PAL, if required.

The identification (as above) occurs when the horizontal identification system is active. When the vertical identification system is switched on (pin 5), the system only compares the demodulator output voltage during line scanning of the vertical blanking. The further operation is identical to the horizontal identification.

### Sandcastle pulse detector

The sandcastle pulse detector is able to handle a 3-level sandcastle pulse. It detects the various blanking and gating pulses and it generates the correct drive pulses for the clamping circuits.

## GENERAL DESCRIPTION (continued)

### Carrier generation

The carrier signal for the PAL modulator is obtained from the 8,8 MHz oscillator signal of the TDA3560. The frequency of this signal is divided-by-two to obtain 90° shift. These two signals are applied to the modulator. There is a possibility that the two dividers in the TDA3560 (pins 23 and 24) and the TDA3590 are out-of-phase. This can be corrected by connecting pins 9 and 10 of the TDA3590 to pins 24 and 23 of the TDA3560 respectively. At incorrect phase, the TDA3590 divider is reset and correct phase is obtained.

### PAL-matrix and SECAM-switch

The colour difference signals are transmitted sequentially in the SECAM-system, so the modulated PAL-signal from the TDA3590 is also sequential. The consequences are:

- The two colour difference signals are mixed again in the delay line matrix circuit, so that both demodulators get a combination of an (R-Y) and (B-Y) signal. The phase position of the reference carrier must be very accurate for obtaining a proper demodulated signal, otherwise colour errors will occur (e.g. in the NTSC-system).
- Two different signals are added or subtracted in the matrix circuit, which results in an amplitude that has half the amplitude when compared with a normal PAL signal.

Increase of the chrominance signal in the TDA3590 results in an overdrive of the chrominance amplifier of the TDA3560.

These effects can be avoided by the matrix and switching circuit which is included in the TDA3590. The direct and delayed (from the PAL delay line) signals are applied to the processor where they are matrixed (for PAL) or switched (for SECAM). In the latter condition, the gain of the circuit is twice as high as for the normal PAL reception. The phase accuracy is not critical in this situation, because the two colour difference signals are not mixed.

For SECAM, the (B-Y) output of the SECAM-switch will be a signal without burst. The (R-Y) output of the SECAM-switch only has a burst during the +(R-Y) line. This burst is modulated in the +(R-Y) direction.

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage	$V_P = V_{17-2}$	max.	13,2 V
Total power dissipation	$P_{tot}$	max.	1,7 W
Storage temperature range	$T_{stg}$		-25 to + 150 °C
Operating ambient temperature range	$T_{amb}$		-25 to + 65 °C

**CHARACTERISTICS** $V_P = 12 \text{ V}$ ;  $T_{amb} = 25 \text{ °C}$ ; unless otherwise specified

Supply voltage	$V_P = V_{17-2}$	typ.	12 V
			10,8 to 13,2 V
Supply current	$I_P = I_{17}$	typ.	90 mA
Total power dissipation	$P_{tot}$	typ.	1,1 W

**Chrominance amplifier and demodulator**

Input signal PAL (peak-to-peak value)	$V_{4-2(p-p)}$	typ.	550 mV
			55 to 1100 mV
Input signal SECAM (peak-to-peak value)	$V_{4-2(p-p)}$	typ.	100 mV
			15 to 300 mV
Input current	$I_4$	typ.	5 $\mu\text{A}$
Input capacitance	$C_{4-2}$	<	5 pF
(R-Y)/(B-Y) ratio before modulation (pin 20)		typ.	1,78
Relative deviation of the black level of the colour difference signals before modulation	see note 1		
Output signal PAL (peak-to-peak value)	$V_{8-2(p-p)}$	typ.	400 mV
Output signal SECAM (peak-to-peak value)	$V_{8-2(p-p)}$	typ.	1100 mV
Output impedance	$ Z_{8-2} $	typ.	50 $\Omega$
Input voltage for clamping on the back-porch of the colour difference signals	$V_{5-2}$	<	0,5 V
Input voltage for insertion of the artificial black level after demodulation	$V_{5-2}$	>	2 V
Input resistance between pins 23 and 24	$R_{23-24}$	typ.	4 k $\Omega$
Input capacitance between pins 23 and 24	$C_{23-24}$	typ.	17 pF
Input current at pin 5	$I_5$	<	25 $\mu\text{A}$
$V_{5-2} = 12 \text{ V}$			
Output current at pin 5	$-I_5$	<	25 $\mu\text{A}$
$V_{5-2} = 0 \text{ V}$			

**CHARACTERISTICS** (continued)

**Identification**

Input voltage for horizontal identification	V <sub>5-2</sub>	0 to 8 V
Input voltage for vertical identification	V <sub>5-2</sub>	10,5 to 12 V
Voltage at pin 6 for PAL	V <sub>6-2</sub>	typ. 10,3 V
Voltage at pin 6 for SECAM	V <sub>6-2</sub>	typ. 7 V
Identification 'on' for SECAM	V <sub>6-2</sub>	typ. 10,7 V
Colour 'off' at SECAM	V <sub>6-2</sub>	typ. 9,20 V
Colour 'on' at SECAM	V <sub>6-2</sub>	typ. 9,05 V
Voltage at pins 9 and 10 for SECAM	V <sub>9-2</sub> ; V <sub>10-2</sub>	typ. 10,5 V
Voltage between pins 9 and 10 for SECAM	V <sub>9-10</sub>	< 3 mV
Permissible voltage at pins 9 and 10 for PAL	V <sub>9-2</sub> ; V <sub>10-2</sub>	8,2 to 10,3 V

**Sandcastle pulse detector and clamping pulse generator**

Voltage level at which the vertical blanking pulse is separated	V <sub>19-2</sub>	typ. 1,5 V 1 to 2 V
required pulse amplitude	V <sub>19-2</sub>	2 to 3 V
Voltage level at which the horizontal blanking pulse is separated	V <sub>19-2</sub>	typ. 3,5 V 3 to 4 V
required pulse amplitude	V <sub>9-12</sub>	4 to 6,5 V
Voltage level at which the burst gating pulse is separated	V <sub>19-2</sub>	typ. 7 V 6,5 to 7,5 V
required pulse amplitude	V <sub>19-2</sub>	> 7,5 V
Internal clamping pulse duration (see note 2)	t <sub>p</sub>	typ. 0,8 μs
Input current at V <sub>19-2</sub> = 7 V	I <sub>2</sub>	typ. 10 μA

**Carrier generator** (see note 3)

Input signal from TDA3560 (peak-to-peak value)	V <sub>7-2</sub> (p-p)	> 150 mV
Input resistance	R <sub>7-2</sub>	typ. 4,4 kΩ

**Luminance amplifier**

Input signal (peak-to-peak value)	V <sub>16-2</sub> (p-p)	typ. 0,5 V
Output signal (peak-to-peak value) at V <sub>16-2</sub> (p-p) = 0,5 V	V <sub>15-2</sub> (p-p)	typ. 1 V
Input current	I <sub>16</sub>	typ. 0,15 μA
Output impedance (load: R <sub>15-2</sub> = 2 kΩ)	Z <sub>15-2</sub>	typ. 20 Ω
Frequency response (-3 dB)	f	> 8 MHz

**PAL-matrix and SECAM-switch**

Burst signal amplitude (peak-to-peak value)	$V_{11;12(p-p)}$	typ.	60 mV
Input impedance	$ Z_{11;12-2} $	typ.	2 k $\Omega$
Amplification for PAL		typ.	0 dB
Amplification for SECAM		typ.	6 dB
Difference in amplification from the inputs to one output for PAL		<	5 %
Phase error from line-to-line in the (R-Y) output for zero-error in the (B-Y) output for PAL		<	2,5°
Output impedance	$ Z_{13;14-2} $	typ.	40 $\Omega$

**Notes to the characteristics**

1. When an artificial black level is inserted after demodulation, the resulting black level deviation depends on the adjustment of the demodulator tuned circuit. It is therefore possible to obtain a value of zero per cent.
2. This pulse starts directly after the burst clamping pulse.
3. The phase delay between the oscillator output of the TDA3560 and the input of the TDA3590 (pin 7) must be adjusted such, that the burst amplitude at pin 28 of the TDA3560 is minimum.

# TDA3590




Fig. 2 PAL/SECAM application circuit diagram using the TDA3590 and TDA3560 or TDA3561 (for a combination with the TDA3562 see Fig. 3). For note to pin 5 of the TDA3590 see next page.

7284915.1

**Note to Fig. 2**

$V_{5.2} < 0,5 \text{ V}$  : horizontal identification and black level clamping.

$V_{5.2} > 10,5 \text{ V}$  : vertical identification and artificial black level.

$V_{5.2} = 5 \text{ to } 7 \text{ V}$  : horizontal identification and artificial black level.

**PINNING**

1. Limiter feedback to pin 4.
2. Ground.
3. Limiter feedback.
4. Input limiter; PAL identification input; SECAM chrominance/identification input.
5. Via a d.c. voltage to this pin, the SECAM identification system can be chosen.  
At  $V_{5.2} < 8 \text{ V}$  the processor is preset for horizontal identification.  
At  $V_{5.2} > 10,5 \text{ V}$  the processor is preset for vertical identification.  
At  $V_{5.2} < 0,5 \text{ V}$  the demodulated black level of the SECAM horizontal burst will be used as black level reference.  
At  $V_{5.2} > 2 \text{ V}$  the demodulated chroma signal will have an artificial black level during the SECAM horizontal burst.
6. Store capacitor of PAL/SECAM identification circuit;  
horizontal identification: 100 nF  
vertical identification: 1  $\mu\text{F}$
7. Input of 8,8 MHz oscillator signal.
8. PAL/processed SECAM signal output (chrominance output).
9. Identification input of 8,8 MHz divider (to pin 24 of TDA3560).
10. Identification input of 8,8 MHz divider (to pin 23 of TDA3560).
11. Direct chrominance input of PAL matrix/processed SECAM switch.
12. Delayed chrominance input of PAL matrix/processed SECAM switch.
13. PAL/processed SECAM (R-Y) h.f. output.
14. PAL/processed SECAM (B-Y) h.f. output.
15. Luminance output.
16. Luminance/PAL input.
17. Positive supply voltage (+ 12 V).
18. Decoupled positive supply voltage.
19. Three-level sandcastle pulse input. It detects the various blanking and gating pulses and it generates the correct drive pulses for the clamping circuits.
20. De-emphasis is performed at this pin with a 1,8 k $\Omega$  resistor and a 270 pF capacitor. To avoid moiré patterns on the screen, additional filtering of the demodulator double-frequency products is obtained by a 47 pF decoupling capacitor.
21. Store capacitor (B-Y) clamp.
22. Store capacitor (R-Y) clamp.
23. Demodulator reference tuned circuit.
24. Demodulator reference tuned circuit. The demodulator reference circuit has to be tuned to a nominal frequency of about 4,33 MHz. The quality factor of the tuned circuit must be nominal 2,45.

**APPLICATION INFORMATION** (see Fig. 2)

The function is described against the corresponding pin number

**Pin 4. Chrominance input**

The SECAM input signal is typically 100 mV peak to peak, while the PAL input signal is about 550 mV peak to peak. This corresponds to a PAL/SECAM ratio of 5,5 (based on 75% saturated colour bar signals). The input signal, which should be free from any sound modulation, is applied single-ended to pin 4 via a filter which provides the required bell-shaped bandpass for SECAM signals. D.C. biasing takes place via coil L1, which has an unloaded quality factor between 80 and 100.

**Pin 8. Chrominance output**

During PAL reception, this output is internally connected to the luminance stage, therefore a composite video signal of 0,9 V peak to peak (typical) is present at the output. During SECAM reception, the chrominance output stage is connected to the modulator. The sequentially modulated (R-Y) and (B-Y) signals are then available at the output (amplitudes of typically 1100 mV peak to peak). These signals are applied via a chrominance bandpass filter to the chrominance a.c.c. amplifier in the TDA3560.

**Pin 6. System identification**

A 1  $\mu$ F capacitor is connected to this pin. During PAL reception, the typical voltage at pin 6 is 10,3 V. The chrominance output stage is then internally connected to the luminance stage and the PAL matrix circuit is activated for normal matrixing of the PAL signals. During SECAM reception, the voltage at pin 6 is about 7 V (typical). The chrominance output stage is connected to the modulator and the SECAM switch is enabled. During noisy SECAM signals, the voltage at pin 6 increases and colour killing/un-killing occurs around 9,20 V and 9,05 V respectively.

**Pin 5. Horizontal/vertical identification**

Horizontal or vertical identification can be selected depending on the externally applied voltage at pin 5. When the d.c. level on pin 5 changes with time (pulse information), a combination of horizontal and vertical identification is possible.

*Horizontal identification*

If the voltage at pin 5 is  $< 2$  V, horizontal identification occurs with black level clamping. This clamping occurs on the back-porch of the demodulated colour difference signals. If artificial black level insertion is required, the voltage at pin 5 should be  $< 8$  V.

*Vertical identification*

If the voltage at pin 5 is  $> 10,5$  V, vertical identification occurs, i.e. identification on 9 lines in the vertical blanking period. In this mode, the black level is artificially inserted after demodulation.

**Pin 19. Sandcastle pulse**

A 3-level sandcastle pulse is required and this can be directly coupled to the sandcastle pulse detector. Horizontal blanking, vertical blanking and burst clamping pulses are separated by the IC. A clamping pulse of 800 ns is generated internally just after the burst gating pulse. The input current is typically 10  $\mu$ A at an input signal of 7 V.



**Pins 16 and 15. Luminance input/output**

The input signal at pin 16 should be typically 0,5 V peak to peak. The input impedance is relatively high, so a 22 nF coupling capacitor can be applied. This luminance signal is internally clamped and after a 2 times amplification available at pin 15.

During SECAM reception, the luminance signal is delayed by about 470 ns in a luminance delay line. The chrominance and luminance signals are then correctly timed at the output of the TDA3590.

During PAL reception, the composite video signal passes through this delay line and, after amplification, is available at pins 8 and 15. The nominal amplitude of the signals is 900 mV peak to peak in both cases.

**Pins 11, 12, 13 and 14. SECAM switch and PAL matrix**

During PAL reception, the system identification 'enables' the PAL matrix circuitry. An a.c.c. composite chroma signal (from pin 28 TDA3560) is coupled via the glass delay line to pin 12 of the TDA3590. A direct signal is applied to pin 11 of the TDA3590 via a resistor network. Active matrixing takes place in the IC and consequently (R-Y) and (B-Y) signals are available at pins 13 and 14 respectively. These signals are applied to the TDA3560 demodulators (pins 22 and 21 respectively).

During SECAM reception, the PAL matrix circuitry is 'disabled' and the SECAM switch is 'enabled'. A sequentially modulated (R-Y) and (B-Y) signal is available at pin 28 of the TDA3560. Direct and delayed signals are applied to pins 11 and 12 of the TDA3590, and via the SECAM switch the (R-Y) and (B-Y) signals are applied to their respective demodulator in the TDA3560.

**Pins 17 and 18. Supply voltage (+ 12 V)**

Correct operation is ensured within the supply range of 10,8 V to 13,2 V, and the typical power dissipation of the IC is 1,1 W at 12 V.

Pins 17 and 18 are separated by an external RC filter. Pin 18 is the supply for biasing several current-sinks in the IC and for all the output stages.

This supply voltage separation minimizes crosstalk via the supply lines between various parts of the circuitry. The capacitor at pin 18 must be small ( $\approx 1 \mu\text{F}$ ) so that, if pin 17 is short-circuited to ground, the collector-base junction of a transistor in the IC, through which the discharge current flows, is not damaged.

**Pin 20. De-emphasis**

De-emphasis is performed at this pin with a 1,8 k $\Omega$  and a 270 pF capacitor. To avoid moiré patterns on the screen, additional filtering of the 8,8 MHz signal is obtained by a 47 pF decoupling capacitor.

**Pins 21 and 22. Clamping of (R-Y) and (B-Y) signals**

After demodulation, the sequential (R-Y) and (B-Y) signals are separated by means of an H/2 switch and passed-on to their respective clamping circuits, where they are clamped to the same d.c. level. The value of each clamping capacitor should be 100 nF and they may, if desired, be increased to 470 nF.

**Pins 23 and 24. Demodulator reference tuned circuit**

The SECAM signal is applied to the demodulator via the 'bell-filter' and limiter/amplifier. Only one demodulator is used because of the sequential nature of the signal. The reference signal, obtained from the tank circuit, is applied to pins 23 and 24. At  $V_{5-2} > 2 \text{ V}$ , the tuning and damping of the tank circuit should be done in such a way that a minimum modulator output voltage at pin 8 of the TDA3590 is obtained (the (R-Y) and (B-Y) information in the SECAM video signal is switched off). Therefore, any deviations between the black levels (when clamping on the back-porch and when an artificial black level is filled in) can be made minimum.

**APPLICATION INFORMATION** (continued)**Pin 7. Carrier generation**

An 8,8 MHz signal from pin 25 of the TDA3560 is applied via pin 7 to the divider circuit in the TDA3590. Two 4,4 MHz signals are obtained with a phase shift of  $90^\circ$  with respect to each other. These signals are applied to the modulator via an H/2 switch. The phase delay of the 8,8 MHz input signal must be adjusted such that the burst amplitude of the chrominance signal at pin 28 (TDA3560) has its minimum amplitude. Under this condition, the burst generated by the TDA3590 is in phase with the (R-Y) reference signal for the demodulator in the TDA3560. Since the a.c.c. of the TDA3560 operates in the + (R-Y) direction, the burst signal at pin 28 of the TDA3560 will have its minimum amplitude.

**Pins 9 and 10. Divider resetting**

The output of the burst phase detector of the TDA3560 is connected to pins 9 and 10. At SECAM reception, the differential a.c. current information, obtained from the burst detector (TDA3560), is applied to pins 9 and 10 (TDA3590). This gives information about the phase relationship between the two 4,4 MHz dividers in both ICs. The TDA3590 now generates a minimum relative voltage between pins 9 and 10 at an absolute voltage level of 10,6 V. The result is that the oscillator control function of the TDA3560 is overruled, and the oscillator is set to  $2 \times 4,43$  MHz.




Fig. 3 PAL/SECAM application circuit diagram using the TDA3590 and TDA3562.

Note to pin 5 TDA3590:  $V_{5-2} < 2V$ ; horizontal identification and black level clamping.

$V_{5-2} > 10,5V$ ; vertical identification and artificial black level.

$V_{5-2} = 5$  to  $7V$ ; horizontal identification and artificial black level.



## SECAM PROCESSOR CIRCUIT

## GENERAL DESCRIPTION

The TDA3590A processor circuit converts SECAM signals into sequential phase-modulated (quasi-PAL) signals. It combines all the functions of the TDA3590, TDA3591 and TDA3591A to provide a complete SECAM processor system. The circuit is intended for use in conjunction with TDA3560, TDA3561, TDA3561A, TDA3562A or TDA3566 to provide SECAM/PAL/NTSC/black-and-white processor combinations.

## Features

- Limiter/amplifier for chrominance signal
- SECAM demodulator
- Clamp circuits and de-emphasis for colour difference signals
- Modulator to convert colour difference signals into sequential, phase-modulated signals
- Identification circuit for horizontal, vertical or combined horizontal and vertical SECAM identification
- Divider circuit to provide 4,4 MHz carrier from 8,8 MHz signals generated in TDA3560/61/61A/62A/66
- Sandcastle pulse detector
- SECAM switch and PAL matrix
- Video amplifier
- Pin compatibility with TDA3590, TDA3591 and TDA3591A when application requires SECAM ident priority (does not apply with PAL ident priority)

## QUICK REFERENCE DATA

Supply voltage	$V_P = V_{17-2}$	typ.	12 V
Supply current	$I_P = I_{17}$	typ.	100 mA
<b>Chrominance amplifier and demodulator</b>			
Input signal PAL (peak-to-peak value)	$V_{4-2(p-p)}$	typ.	550 mV
Input signal SECAM (peak-to-peak value)	$V_{4-2(p-p)}$	typ.	100 mV
Output signal PAL (peak-to-peak value)			
at $V_{16(p-p)} = 1,2$ V	$V_{8-2(p-p)}$	typ.	900 mV
Output signal SECAM (peak-to-peak value)	$V_{8-2(p-p)}$	typ.	500 mV
<b>Identification</b>			
Input voltage range for horizontal identification (pin 5)	$V_{5-2}$		0 to 8 V
Input voltage range for vertical identification (pin 5)	$V_{5-2}$		10,5 to 12,0 V
Voltage at pin 6 for PAL	$V_{6-2}$	typ.	10,2 V
Voltage at pin 6 for SECAM	$V_{6-2}$	typ.	7,0 V
<b>Sandcastle pulse detector</b>			
Vertical blanking level	$V_{19-2}$	typ.	1,5 V
Horizontal blanking level	$V_{19-2}$	typ.	3,5 V
Burst gating level	$V_{19-2}$	typ.	7,2 V
<b>Luminance amplifier</b>			
Luminance input signal (peak-to-peak value)	$V_{16-2(p-p)}$	typ.	1,2 V
Luminance output signal (peak-to-peak value)	$V_{15-2(p-p)}$	typ.	3,0 V
<b>PAL matrix and SECAM switch</b>			
Burst signal amplitude (peak-to-peak value)	$V_{11; 12-2(p-p)}$	typ.	60 mV
Amplification for PAL		typ.	0 dB
Amplification for SECAM		typ.	6 dB

## PACKAGE OUTLINE

24-lead DIL; plastic (with internal heat spreader) (SOT-101B).




Fig. 1 Block diagram.

**PINNING**

1. Identification coupling input for PAL/not-PAL identification using half the saturation voltage of the PAL decoder.
2. Ground.
3. Limiter feedback.
4. SECAM video input.
5. Identification selection input using a d.c. level to preset the identification mode of horizontal/vertical detection + black level clamping/insertion.
6. Storage circuit input to SECAM/not-SECAM identification detector.
7. Divider circuit input of 8,8 MHz from the PAL decoder.
8. Chrominance signal output comprising PAL or processed SECAM (quasi-PAL).
9. Carrier signal phase identification input from the burst phase detector of the PAL decoder.
10. As for pin 9.
11. Direct chrominance input to SECAM switch/PAL matrix.
12. Delayed chrominance input to SECAM switch/PAL matrix.
13. Colour difference output (R-Y).
14. Colour difference output (B-Y).
15. Luminance output.
16. Luminance/PAL input.
17. Positive supply voltage ( $V_p$ ).
18. Decoupled positive supply voltage.
19. Three-level sandcastle pulse input.
20. De-emphasis circuit connection.
21. Storage capacitor connection for (B-Y) clamp.
22. Storage capacitor connection for (R-Y) clamp.
23. Connection for reference tuned circuit for SECAM chrominance and identification demodulators.
24. As for pin 23.

**FUNCTIONAL DESCRIPTION****Demodulation**

The chrominance and identification demodulators of the TDA3590A both share the same reference tuned circuit (pins 23 and 24). The identification circuit automatically detects whether the incoming signal is SECAM or not-SECAM.

When the incoming signals are not-SECAM (PAL/NTSC/black-and-white) they are diverted via pin 16 to the chrominance output at pin 8 and no signal demodulation takes place. The delay line connected to pin 16 delays the signals to equalize the delay of the SECAM processor circuitry. When SECAM signals are received the PAL signal path is switched off.

Incoming SECAM signals are applied to pin 4 via an external bell filter. The signals are amplified, limited and then demodulated. The limiters give optimum i.f. interference suppression. Only one demodulator is necessary as the colour difference signals are available sequentially. After demodulation the colour difference signals are separated by an H/2 switch and then applied to (R-Y) and (B-Y) clamp circuits where the black levels are clamped to the same d.c. level. The optimum black level can be obtained at the end of the horizontal burst, so the timing of the (R-Y) and (B-Y) clamp is determined by the last 1,5  $\mu$ s of the burst gate pulse.

The two colour difference signals are combined again after clamping and then applied to the modulator via de-emphasis, blanking and reinsertion circuits.

The ratio of (R-Y) to (B-Y) at the de-emphasis output (pin 20) is 1,78. The external de-emphasis components of  $R = 1 \text{ k}\Omega$  and  $C = 470 \text{ pF}$  give a spread at the internal de-emphasis network  $< 20\%$ .

## FUNCTIONAL DESCRIPTION (continued)

If artificial black level reinsertion is required the burst gating pulse (Fig. 2) is used to time black level clamping. Artificial black levels are inserted during the horizontal blanking period when  $V_{5,2} > 2$  V. The clamp circuits then react to the artificial levels instead of the demodulated burst signals (this is necessary when no horizontal burst signals are available). The inserted signals may not be identical to the demodulated signals because of circuitry spread but this can be corrected by detuning the demodulator reference tuned circuit.

### Modulation

A burst signal is reinserted into the combined SECAM signal at the input to the sequential phase modulator. The nominal duration of this burst is 2,6  $\mu$ s which approximates to the duration of the PAL burst and, in combination with the horizontal blanking pulse (used as keying pulse in the SECAM switch), minimizes interference in the a.c.c. loop of the TDA3560/61/62.

At the input to the modulator the (R-Y) and (B-Y) signals have a positive phase position for magenta colour. The modulation carriers for the (R-Y) and (B-Y) signals are 90° out of phase; the burst is modulated in the + (R-Y) direction and is only present during an (R-Y) line, the modulated (R-Y) component has the same phase position as the (R-Y) burst for magenta colour.

The chrominance output from pin 8, in the SECAM mode, is a quasi-PAL signal with alternate line, sequential modulation. Odd and even harmonics of the 4,4 MHz carrier introduced by the modulator are suppressed by internal filters. A correction is made to the burst-chrominance ratio of the quasi-PAL signals for equal saturation of PAL and SECAM signals.

### Identification

Identification of the SECAM signal is performed using the fact that only SECAM has a line-to-line difference in demodulated voltage level. This is detected during the last 1,5  $\mu$ s of the burst gate pulse. A flip-flop, which is switched by the burst gate pulse, provides the reference input to the identification detector. Here the phase of the flip-flop is compared with that of the changing voltage levels from the demodulator. The SECAM identification circuits operate when selected by the voltage on pin 5; this may be horizontal, vertical or combined horizontal and vertical identification, depending on the switching arrangements of pin 5. An internal voltage divider presets pin 5 to 6 V to give automatic selection of horizontal identification plus black level re-insertion. Vertical identification is selected by taking the voltage on pin 5 above 10,5 V, then the system compares the demodulator output voltage only during line scanning of the vertical blanking.

Information obtained from the identification detector is also used for colour killing and, if required, for switching to PAL.

### Luminance amplification

The luminance amplifier input at pin 16 can be up to 1,2 V (peak-to-peak value) which equates to a peak-to-peak voltage of 2,7 V -7 dB. The amplifier gain is typically 8 dB. The luminance clamping circuit is activated during the SECAM identification timing (see Fig. 2).

### Sandcastle pulse detection

The sandcastle pulse detector requires a three-level sandcastle pulse to provide horizontal blanking, vertical blanking and burst gate pulses. The detected burst gate pulse triggers a pulse generator which produces two timing pulses, pulse 'A' and pulse 'B' (see Fig. 2). Pulse 'A' is used to time the PAL burst modulator and to trigger the H/2 flip-flop. Pulse 'B' provides the timing of the (R-Y) clamp (present only during a red line); the (B-Y) clamp (present only during a blue line); the luminance clamp (present every line); and the SECAM horizontal identification circuit.






Fig. 2 Burst gate timing pulse generation.

### PAL matrix and SECAM switch

The PAL matrix and SECAM switch is included in the TDA3590A to facilitate handling of the two chrominance signal types, PAL and SECAM. For PAL, the direct chrominance signal and the chrominance signal delayed by the PAL delay line are used by the PAL matrix to separate the two colour difference signals. Phase accuracy is not critical for this operation as the colour difference signals are not mixed. For SECAM, the quasi-PAL sequential colour difference signals are separated by switching. The gain of the switching circuit is two times that for normal PAL reception to maintain signal balance between the two systems. The (B-Y) output from the SECAM switch is a signal with no burst; the (R-Y) output has a burst modulated in the + (R-Y) direction during the + (R-Y) line. There is minimal crosstalk between the colour difference signals in the SECAM switch.

### Carrier generation

The carrier for the sequential phase modulator is obtained using the 8,8 MHz input from the PAL decoder. This input is divided by two to provide two 4,4 MHz signals with a phase relationship of 90°. Correct phasing between the 4,4 MHz and the PAL decoder is ensured by the 4,4 MHz phase identifier circuit which resets the divider if the phasing is wrong (see Figs 3 and 4 for inter-connections). The inputs/outputs to the phase identifier have internal current sources in the case of SECAM.

### Coupling of identification systems

Coupling of system identification between TDA3590A and a PAL decoder is performed using the functions of pins 1 and 6. The voltage level at pin 1 is controlled by the PAL/not-PAL detection of the PAL decoder; the voltage level at pin 6 is a function of SECAM/not-SECAM detection of the TDA3590A modified by the action of pin 6 external circuit.

The circuit action is as follows and is summarized in Table 1.

Channel switching	During channel switching pin 6 is taken rapidly to a high voltage ( $\pm 10,2$ V) by the external circuit. This corresponds to the not-SECAM mode of the TDA3590A.
PAL	The high voltage level at pin 6 caused by channel switching is maintained by the TDA3590A when it recognizes the signal as not-SECAM. An internal current source keeps pin 6 voltage high, locking the TDA3590A in the not-SECAM mode. This condition is maintained even if reflected PAL signals are present. The PAL decoder recognizes the signal as PAL and takes pin 1 of TDA3590A to a voltage of between 0,5 and 2,6 V, depending on the setting of the saturation voltage. The system is thus locked in the PAL mode.

## FUNCTIONAL DESCRIPTION (continued)

- SECAM** The initial high voltage level ( $\pm 10,2$  V) at pin 6 caused by channel switching sets the TDA3590A in the not-SECAM mode and during this time the PAL decoder detects a not-PAL signal. This causes a voltage at pin 1 of  $< 0,4$  V which prevents the internal current source of TDA3590A maintaining the high voltage level of pin 6 which, in turn, allows the TDA3590A to detect SECAM. The initiation of SECAM detection is delayed by the action of pin 6 external circuit and commences when pin 6 approaches 9,1 V. The SECAM signals are converted by TDA3590A to quasi-PAL signals at pin 8 which are detected by the PAL decoder as PAL signals. The resulting modes of operation are SECAM for the TDA3590A and PAL for the PAL decoder, together giving a system operation in the SECAM mode.
- Black-and-white** The TDA3590A is initially set in the not-SECAM mode as previously described. The PAL decoder detects not-PAL and the TDA3590A detects not-SECAM which results in a system operation in the colour-killing mode.

**Table 1** System operating modes

TDA3590A mode	PAL decoder mode	system operating mode
SECAM	PAL	SECAM
SECAM	not-PAL	condition not used
not-SECAM	PAL	PAL
not-SECAM	not-PAL	black-and-white

## RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage (pin 17)	$V_P = V_{17-2}$	max.	13,2 V
Total power dissipation	$P_{tot}$	max.	1,88 W
Operating ambient temperature range	$T_{amb}$		-25 to + 65 °C
Storage temperature range	$T_{stg}$		-25 to + 150 °C

## CHARACTERISTICS

$V_P = V_{17-2} = 12 \text{ V}$ ;  $T_{\text{amb}} = 25 \text{ }^\circ\text{C}$ ; unless otherwise specified. The parameter values are valid only when the reference tuned circuit has been aligned as detailed in note 1.

parameter	symbol	min.	typ.	max.	unit
<b>Supplies</b>					
Supply voltage range (pin 17)	$V_{17-2}$	10,8	12,0	13,2	V
Supply current (pin 17)	$I_{17}$	—	100	—	mA
Input current (pin 18)	$I_{18}$	—	—	170	$\mu\text{A}$
Total power dissipation	$P_{\text{tot}}$	—	1,2	—	W
<b>Chrominance amplifier and demodulator</b>					
Input signal PAL (peak-to-peak value)	$V_{4-2(p-p)}$	—	—	1,1	V
Input signal SECAM (peak-to-peak value)	$V_{4-2(p-p)}$	15	100	300	mV
Input resistance (pin 4)	$R_{4-2}$	—	10	—	$\text{k}\Omega$
Input capacitance (pin 4)	$C_{4-2}$	—	—	5	pF
(R-Y)/(B-Y) ratio before modulation (pin 20)		—	1,78	—	
Relative black level deviation of colour difference signals before modulation (note 2)					
Output signal PAL (peak-to-peak value) at $V_{16(p-p)} = 1,2 \text{ V}$	$V_{8-2(p-p)}$	—	900	—	mV
Output signal SECAM (peak-to-peak value)	$V_{8-2(p-p)}$	—	500	—	mV
Output impedance	$ Z_{8-2} $	—	65	—	$\Omega$
Input voltage for clamping on back porch of colour difference signals	$V_{5-2}$	—	—	0,5	V
Input voltage for artificial black level insertion after demodulation	$V_{5-2}$	2	—	—	V
Input resistance between pins 23 and 24	$R_{23-24}$	—	4	—	$\text{k}\Omega$
Input capacitance between pins 23 and 24	$C_{23-24}$	—	12	—	pF
Linearity of (B-Y) signal (pin 8) (note 3)		85	92	—	%
Linearity of (R-Y) signal (pin 8) (note 4)		88	95	—	%
Input resistance (pin 5)	$R_{5-2}$	—	10	—	$\text{k}\Omega$
Chrominance demodulator zero point stability (pin 20) (note 5)	$f_0$	—	5	—	kHz
Offset (B-Y) black level (pin 8) at $f_0$ clamping; $f_{\text{offset}} = 4,4 \text{ MHz}$		—	-15	—	kHz
Offset (R-Y) black level (pin 8) at $f_0$ clamping; $f_{\text{offset}} = 4,4 \text{ MHz}$		—	-25	—	kHz

## CHARACTERISTICS (continued)

parameter	symbol	min.	typ.	max.	unit
<b>Identification SECAM/not-SECAM</b>					
Input voltage range for horizontal identification (pin 5)	V <sub>5-2</sub>	0	—	8	V
Input voltage range for vertical identification (pin 5)	V <sub>5-2</sub>	10,5	—	12,0	V
Voltage at pin 6 for PAL	V <sub>6-2</sub>	—	10,2	—	V
Voltage at pin 6 for SECAM	V <sub>6-2</sub>	—	7,0	—	V
Identification ON for SECAM	V <sub>6-2</sub>	—	10,7	—	V
Colour OFF for SECAM	V <sub>6-2</sub>	—	9,8	—	V
Colour ON for SECAM	V <sub>6-2</sub>	—	9,1	—	V
Voltage at pins 9 and 10 for SECAM	V <sub>9-2; 10-12</sub>	—	10,5	—	V
Voltage between pins 9 and 10 for SECAM	V <sub>9-10</sub>	—	—	3	mV
Permissible voltage range at pins 9 and 10 for PAL	V <sub>9-2; 10-2</sub>	6,8	—	10,2	V
<b>Sandcastle pulse detector and clamping pulse generator</b>					
Voltage level at which the vertical blanking pulse is separated	V <sub>19-2</sub>	1,0	1,5	2,0	V
required pulse amplitude (peak-to-peak value)	V <sub>19-2(p-p)</sub>	2,1	—	2,9	V
Voltage level at which the horizontal blanking pulse is separated	V <sub>19-2</sub>	3,0	3,5	4,0	V
required pulse amplitude (peak-to-peak value)	V <sub>19-2(p-p)</sub>	4,1	—	6,6	V
Voltage level at which the burst gating pulse is separated	V <sub>19-2</sub>	6,7	7,2	7,7	V
required pulse amplitude (peak-to-peak value)	V <sub>19-2(p-p)</sub>	7,8	—	—	V
Input current at V <sub>19-2</sub> = 7 V	I <sub>19</sub>	—	—	40	μA
<b>Carrier generator (note 6)</b>					
Input signal from TDA3560/61/61A/62A/66 (peak-to-peak value)	V <sub>7-2(p-p)</sub>	150	—	—	mV
Input resistance	R <sub>7-2</sub>	—	4	—	kΩ
Input capacitance	C <sub>7-2</sub>	—	5	—	pF

parameter	symbol	min.	typ.	max.	unit
<b>Luminance amplifier</b>					
Input signal (peak-to-peak value)	V <sub>16-2(p-p)</sub>	—	1,2	1,7	V
Chrominance input signal when no luminance information is present (peak-to-peak value)	V <sub>16-2(p-p)</sub>	—	—	1	V
Gain (pin 16 to 15) at f <sub>16</sub> = 4,4 MHz	G <sub>16-15</sub>	—	8	—	dB
Input current (pin 16)	I <sub>16</sub>	—	—	1	μA
Input resistance during clamping (pin 16)	R <sub>16-2</sub>	—	4	—	kΩ
Output impedance (pin 15) at I <sub>15</sub> = 2 mA	Z <sub>15-2</sub>	—	20	—	Ω
Frequency response at -3 dB (pin 16 to 15)	f	6	—	—	MHz
Gain (pin 16 to 8) at f <sub>16</sub> = 4,4 MHz; not-SECAM condition	G <sub>16-8</sub>	—	7	—	dB
Frequency response at -3 dB (pin 16 to 8) not-SECAM condition	f	—	5	—	MHz
<b>PAL matrix and SECAM switch</b>					
Burst signal amplitude (peak-to-peak value)	V <sub>11; 12(p-p)</sub>	—	60	—	mV
Input resistance	R <sub>11; 12-2</sub>	—	900	—	Ω
Input capacitance	C <sub>11; 12-2</sub>	—	3	—	pF
Amplification for PAL	A	—	0	—	dB
Amplification for SECAM	A	—	6	—	dB
Difference in amplification from inputs to one output for PAL	ΔA	—	—	0,5	dB
Line-to-line phase error in (R-Y) output for zero error in (B-Y) output for PAL		—	—	3,5	deg
Output impedance	Z <sub>13; 14-2</sub>	—	50	—	Ω
<b>Identification PAL/not-PAL</b>					
Input condition for PAL (pin 1)	V <sub>1-2</sub>	0,5	—	2,5	V
Input conditions for not-PAL (pin 1): lower voltage level	V <sub>1-2</sub>	—	—	< 0,4	V
upper voltage level	V <sub>1-2</sub>	> 2,6	—	—	V

**Notes to the characteristics**

1. The parameter values given in the characteristics are valid only when the following alignment procedure is performed:
  - a. Supply a SECAM signal input to pin 4 at 100 mV (peak-to-peak value) without deviation during a red and blue line (SECAM black colour information).
  - b. Align the reference tuned circuit so that the output signal from pin 8 to the PAL decoder is minimum during scan (PAL black colour information).
2. When an artificial black level is inserted after demodulation the resulting black level deviation depends on the adjustment of the demodulator tuned circuit. It is therefore possible to obtain a value of 0%.
3. (B-Y) linearity is defined by  $V_{\text{out(yellow)}}/V_{\text{out(blue)}}$  where  $f_{\text{yellow}} = (\text{typ.}) 4,02 \text{ MHz}$ ;  $f_{\text{blue}} = (\text{typ.}) 4,48 \text{ MHz}$ ;  $V_{5-2} = 2,0 \text{ V}$ .
4. (R-Y) linearity is defined by  $V_{\text{out(cyan)}}/V_{\text{out(red)}}$  where  $f_{\text{cyan}} = (\text{typ.}) 4,68 \text{ MHz}$ ;  $f_{\text{red}} = (\text{typ.}) 4,12 \text{ MHz}$ ;  $V_{5-2} = 2,0 \text{ V}$ .
5. When the input signal to the limiter (pin 4) changes from 300 to 15 mV (peak-to-peak value) the zero point of the chrominance demodulator shifts by a typical value of 5 kHz.
6. The phase delay between the oscillator output of TDA3560/61/61A/62A/66 and the input to TDA3590A pin 7 must be adjusted for minimum burst amplitude at pin 28 of the PAL decoder.

**APPLICATION INFORMATION**

The pin-to-pin functions of the application shown in Fig. 3 are described against the corresponding pin numbers.

**Pin 4. Chrominance input**

Typical input signal values (peak-to-peak) are: SECAM 100 mV; PAL 0,55 V. The input signal, which should be free from any sound modulation, is applied single-ended to pin 4 via a filter which has the bell-shaped bandpass required for SECAM signals.

**Pin 5. Horizontal/vertical identification**

Selection of horizontal or vertical identification depends on the external voltage applied to pin 5. When the d.c. level on pin 5 changes with time (pulse information) a combination of horizontal and vertical identification is possible.

*Horizontal identification*

When the voltage at pin 5 is  $< 0,5 \text{ V}$  horizontal identification and black level clamping occur. The clamping is during the back porch of the colour difference signals. If artificial black level insertion is required the voltage at pin 5 should be between 2 and 8 V.

*Vertical identification*

When the voltage on pin 5 is  $> 10,5 \text{ V}$  vertical identification occurs (identification on 9 lines in the vertical blanking period). In this mode the black level is artificially inserted after demodulation.

**Pin 6. System identification**

During PAL reception the typical voltage at pin 6 is 10,2 V. This causes the luminance stage to be connected internally to the chrominance output at pin 8 and also activates the PAL matrix for normal PAL signals. During SECAM reception the typical voltage at pin 6 is 7 V. This changes the internal connection of the output from the luminance stage to the sequential phase modulator and enables the SECAM switch. Noisy SECAM signals cause the voltage at pin 6 to increase, colour killing occurs at 9,8 V and colour is reinstated at 9,1 V.

**Pin 7. Carrier generation**

An 8,8 MHz signal from the PAL decoder is applied via pin 7 to the divider circuit in the TDA3590A. From this two 4,4 MHz signals are obtained with a phase shift of 90° with respect to each other. These signals are applied to the modulator via an H/2 switch. The delay of the 8,8 MHz input must be adjusted for minimum burst amplitude of the chrominance signal at pin 28 of the PAL decoder. With this condition the burst generated by the TDA3590A is in phase with the (R-Y) reference signal for the PAL decoder demodulator (the a.c.c. of the PAL decoder operates in the + (R-Y) direction).

**Pin 8. Chrominance output**

During PAL reception this output is connected internally to the luminance stage and a composite PAL video signal is present at pin 8. During SECAM reception the sequential phase modulator is connected to this output to give a quasi-PAL signal from pin 8. Typical peak-to-peak amplitudes of the signal from pin 8 are 900 mV for PAL (with peak-to-peak input at pin 16 of 1,2 V) and 500 mV for SECAM. The output signals are applied via a chrominance bandpass filter to the chrominance a.c.c. amplifier input of the PAL decoder.

**Pins 9 and 10. Divider resetting**

The output of the PAL decoder burst phase detector is connected to pins 9 and 10 of TDA3590A. During SECAM reception this signal carries differential a.c. current information about the phase relationship of the 4,4 MHz dividers of both ICs. The TDA3590A generates a minimum relative voltage between pins 9 and 10 at an absolute voltage level of 10,5 V. This overrules the PAL decoder oscillator control function causing the oscillator to run at  $2 \times 4,43$  MHz.

**Pins 11, 12, 13 and 14. SECAM switch and PAL matrix**

The PAL matrix circuit is enabled by system identification of PAL reception. The signal inputs to the matrix are the (direct) a.c.c. composite video output from the PAL decoder via an attenuator to pin 11 and a delayed version of the same signal via a glass delay line to pin 12. Active matrixing takes place in the IC and the separated (R-Y) and (B-Y) signals are available at pins 13 and 14 respectively.

The SECAM switch circuit is selected by system identification of SECAM reception. The inputs to the SECAM switch are the sequentially modulated quasi-PAL signals, direct and delayed, to pins 11 and 12 respectively. The SECAM switch separates the (R-Y) and (B-Y) signals which are then available at pins 13 and 14 respectively.

**Pins 15 and 16. Luminance signals**

The maximum peak-to-peak amplitude of the input to pin 16 should be 1,7 V. The relatively high input impedance of the luminance amplifier allows a 22 nF coupling capacitor to be used. The luminance amplifier has internal input clamping and a gain of 8 dB. The output is available at pin 15.

During SECAM reception the luminance signal is delayed approximately 470 ns by an external delay line to equalize the SECAM processing delay. The luminance and chrominance outputs are then correctly timed.

During PAL reception the PAL composite video signal passes through the external delay line and, after amplification, is available at pins 15 and 8.

**APPLICATION INFORMATION** (continued)**Pins 17 and 18. Supply voltage (+ 12 V)**

Correct operation is ensured within the supply voltage range of 10,8 to 13,2 V. The typical power dissipation of the IC at 12 V is 1,2 W.

Pins 17 and 18 are separated by an external RC filter. Pin 18 supplies all the output stages and the biasing for several current sinks in the IC. Separation of the supply voltages minimizes crosstalk between the various parts of the IC. The capacitor at pin 18 must be small ( $\approx 1 \mu\text{F}$ ) to avoid the possibility of internal damage to the IC by discharge current should pin 17 be short-circuited to ground.

**Pin 19. Sandcastle pulse**

The required three-level sandcastle pulse may be coupled directly to the sandcastle pulse detector input at pin 19. The horizontal blanking, vertical blanking and burst gate pulses are separated by the IC.

**Pin 20. De-emphasis**

De-emphasis is performed at this pin with a  $1 \text{ k}\Omega$  resistor and a  $470 \text{ pF}$  capacitor. Additional filtering of the 8,8 MHz signal using an  $82 \text{ pF}$  coupling capacitor prevents moiré patterns appearing on the screen.

**Pins 21 and 22. Clamping of (R-Y) and (B-Y) signals**

Clamping of the colour difference signals is performed after they have been separated. The normal value for the clamping storage capacitors is  $100 \text{ nF}$  but this may be increased to  $470 \text{ nF}$  if required.

**Pins 23 and 24. Demodulator reference tuned circuit**

The SECAM signal is applied to the demodulator via a bell filter and a limiter amplifier. Only one chrominance demodulator is used because of the sequential nature of the signal. The reference signal from the tuned circuit is applied to pins 23 and 24. Tuning and damping adjustments of the reference tuned circuit should be performed at  $V_{5-2} > 2 \text{ V}$  (SECAM video (R-Y) (B-Y) information switched off). Adjustments should be such that minimum modulator voltage appears at pin 8, then any deviations between the black levels (when clamping on the back porch and when an artificial black level is filled in) can be made minimum.





APPLICATION INFORMATION (continued)




Fig. 4a PAL/SECAM/NTSC decoder application (continued in Fig. 4b).




Fig. 4b PAL/SECAM/NTSC decoder application (continued from Fig. 4a).

(1) Capacitor value = 100 nF for horizontal identification or 1 μF for vertical identification.

(2) See Application Information for pin 5 – horizontal/vertical identification.



## SECAM PROCESSOR CIRCUIT

## GENERAL DESCRIPTION

The TDA3591 is a processor circuit that converts SECAM signals into sequential phase-modulated signals. This circuit is intended to be used in combination with the TDA3560, TDA3561A or TDA3562A of which the 8,8 MHz oscillator signal is used as the carrier for the modulator.

## Features

- Limiter/amplifier for the chrominance signal
- SECAM demodulator
- Clamp circuit and de-emphasis for the colour difference signals
- Modulator to convert the colour difference signals in sequential phase-modulated signals
- Identification circuit which can be used as:
  - horizontal identification
  - vertical identification
  - combination of hor./vert. identification
- Divider circuit which generates the 4,4 MHz carrier signal from the 8,8 MHz signal of the PAL-modulator oscillator
- Sandcastle pulse detector
- SECAM switch and PAL matrix
- Video amplifier

## QUICK REFERENCE DATA

Supply voltage	$V_P = V_{17-2}$	typ.	12	V
Supply current	$I_P = I_{17}$	typ.	90	mA
<b>Chrominance amplifier and demodulator</b>				
Input signal PAL (peak-to-peak value)	$V_{4-2(p-p)}$	typ.	550	mV
Input signal SECAM (peak-to-peak value)	$V_{4-2(p-p)}$		15 to 300	mV
Output signal PAL (peak-to-peak value)	$V_{8-2(p-p)}$	typ.	265	mV
Output signal SECAM (peak-to-peak value)	$V_{8-2(p-p)}$	typ.	1300	mV
<b>Identification</b>				
Input voltage for horizontal identification	$V_{5-2}$		0 to 8	V
Input voltage for vertical identification	$V_{5-2}$		10,5 to 12	V
Voltage at pin 6 for PAL	$V_{6-2}$	typ.	10,1	V
Voltage at pin 6 for SECAM	$V_{6-2}$	typ.	7	V
<b>Sandcastle pulse detector</b>				
Vertical blanking level	$V_{19-2}$	typ.	1,5	V
Horizontal blanking level	$V_{19-2}$	typ.	3,5	V
Burst gating level	$V_{19-2}$	typ.	7,2	V
<b>Luminance amplifier</b>				
Luminance input signal (peak-to-peak value)	$V_{16-2(p-p)}$	typ.	0,45	V
Luminance amplifier gain at 4,4 MHz		typ.	5	dB
<b>PAL-matrix and SECAM-switch</b>				
Burst signal amplitude (peak-to-peak value)	$V_{11;12-2(p-p)}$	typ.	60	mV
Amplification for PAL (pin 13)		typ.	-0,3	dB
Amplification for PAL (pin 14)		typ.	-0,5	dB
Amplification for SECAM		typ.	5,5	dB

PACKAGE OUTLINE 24-lead DIL; plastic with heat spreader (SOT-101B).




Fig. 1 Block diagram

## FUNCTIONAL DESCRIPTION

### Demodulation

The TDA3591 comprises a chrominance and an identification demodulator, both using the same reference tuned circuit. The identification circuit automatically detects whether the incoming signal at pin 4 is SECAM or not (NTSC, PAL or black-and-white). When PAL signals are received, they are diverted via pin 16 to the chrominance output (pin 8).

The delay line connected to pin 16 delays the PAL luminance signal by 450 ns. The SECAM signal has the same delay in the processor circuitry. When the SECAM signals are received, the PAL signal path is switched off. Then, the SECAM signal is applied to a limiter/amplifier (via a bandpass filter with a bell-shaped response) after which it is demodulated. The (R-Y) and (B-Y) signals are applied sequentially, so only one demodulator is necessary. After demodulation the signals are applied to an H/2 switch, which separates the two colour difference signals. Now the signals are applied to the (R-Y) and (B-Y) clamp circuits, where the black levels are clamped to the same d.c. level. The (R-Y) and (B-Y) clamps are only active during the burst gate period.

If  $V_{5.2} > 2\text{ V}$ , artificial black levels are inserted during the horizontal blanking period. The clamp circuits then react upon these levels instead of the demodulated burst signals (necessary in case there are no horizontal burst signals available). The inserted signals may not be identical to the detected signals, because of circuitry spread. This can be corrected by detuning the demodulator tuned circuit.

### Modulation

The (R-Y)/(B-Y) ratio is nominally 1,78 at the de-emphasis output (pin 20). The demodulated (R-Y) and (B-Y) signals have a positive phase position for a magenta colour.

A burst signal is added to the demodulated SECAM signal at the input of the modulator. A sequential modulated chrominance signal is present at the modulator output. The modulation carriers of the (R-Y) and (B-Y) signals are 90° out of phase. The burst is modulated in the + (R-Y) direction and is only present during an (R-Y) line. The modulated (R-Y) component for a magenta colour has the same phase position as the (R-Y) burst.

### Identification

The identification circuit compares the voltage difference, which is obtained after demodulation, with the state of the flip-flop. For horizontal identification this comparison occurs during the internally generated 800 ns pulse. Only SECAM signals have a voltage difference from line to line during comparison. If the phase relationship between both the signals is wrong, the flip-flop will be reset by an extra input pulse.

The identification detector information is also used for colour killing and for switching to PAL, if required.

The identification (as above) occurs when the horizontal identification system is active. When the vertical identification system is switched on (pin 5), the system only compares the demodulator output voltage during line scanning of the vertical blanking. The further operation is identical to the horizontal identification.

### Sandcastle pulse detector

The sandcastle pulse detector is able to handle a 3-level sandcastle pulse. It detects the various blanking and gating pulses and it generates the correct drive pulses for the clamping circuits.

**FUNCTIONAL DESCRIPTION** (continued)**Carrier generation**

The carrier signal for the PAL modulator is obtained from the 8,8 MHz oscillator signal of the TDA3560. The frequency of this signal is divided-by-two to obtain 90° shift. These two signals are applied to the modulator. There is a possibility that the two dividers in the TDA3560 (pins 23 and 24) and the TDA3591 are out-of-phase. This can be corrected by connecting pins 9 and 10 of the TDA3591 to pins 24 and 23 of the TDA3560 respectively. At incorrect phase, the TDA3591 divider is reset and correct phase is obtained.

**PAL-matrix and SECAM-switch**

The colour difference signals are transmitted sequentially in the SECAM-system, so the modulated PAL-signal from the TDA3591 is also sequential. The consequences are:

- The two colour difference signals are mixed again in the delay line matrix circuit, so that both demodulators get a combination of an (R-Y) and (B-Y) signal. The phase position of the reference carrier must be very accurate for obtaining a proper demodulated signal, otherwise colour errors will occur (e.g. in the NTSC-system).
- Two different signals are added or subtracted in the matrix circuit, which results in an amplitude that has half the amplitude when compared with a normal PAL signal.

Increase of the chrominance signal in the TDA3591 results in an overdrive of the chrominance amplifier of the TDA3560.

These effects are avoided by the matrix and switching circuit which is included in the TDA3591. The direct and delayed signals (from the PAL delay line) are applied to the processor where they are matrixed (for PAL) or switched (for SECAM). In the latter condition, the gain of the circuit is twice as high as for the normal PAL reception. The phase accuracy is not critical in this situation, because the two colour difference signals are not mixed.

For SECAM, the (B-Y) output of the SECAM-switch will be a signal without burst. The (R-Y) output of the SECAM-switch only has a burst during the +(R-Y) line. This burst is modulated in the +(R-Y) direction.

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage	$V_P = V_{17-2}$	max.	13,2	V
Total power dissipation	$P_{tot}$	max.	1,7	W
Storage temperature range	$T_{stg}$		-25 to +150	°C
Operating ambient temperature range	$T_{amb}$		-25 to +65	°C



## CHARACTERISTICS

$V_p = 12 \text{ V}$ ;  $T_{\text{amb}} = 25 \text{ }^\circ\text{C}$ ; unless otherwise specified.

parameter	symbol	min.	typ.	max.	unit
<b>Supply</b>					
Supply voltage (pin 17)	$V_p$	10,8	12	13,2	V
Supply current (pin 17)	$I_p$	50	90	120	mA
Total power dissipation	$P_{\text{tot}}$	—	1,1	—	W
Thermal resistance from junction to ambient	$R_{\text{th j-a}}$	—	40	—	K/W
<b>Chrominance amplifier and demodulator</b>					
Input signal PAL (peak-to-peak value)	$V_{4-2(p-p)}$	55	550	1100	mV
Input signal SECAM (peak-to-peak value)	$V_{4-2(p-p)}$	15	—	300	mV
Input current	$I_4$	0,5	5	20	$\mu\text{A}$
Input capacitance	$C_{4-2}$	—	—	5	pF
(R-Y)/(B-Y) ratio before modulation (pin 20)		1,70	1,78	1,86	
Relative deviation of the black level of the colour difference signals before modulation (pin 20) (note 1)		—	5	—	%
Relative deviation of the black level of the colour difference signals before modulation without the application of a bell-shaped bandpass filter (note 2)		—	—	4	%
Output signal PAL (peak-to-peak value) (note 3)	$V_{8-2(p-p)}$	—	265	—	mV
Output signal SECAM (peak-to-peak value)	$V_{8-2(p-p)}$	—	1,3	—	V
Output impedance	$ Z_{8-2} $	—	50	—	$\Omega$
Input voltage for insertion of the artificial black level after demodulation	$V_{5-2}$	2	—	12	V
Input resistance between pins 23 and 24	$R_{23-24}$	3,0	4,0	5,0	$\text{k}\Omega$
Input capacitance between pins 23 and 24	$C_{23-24}$	—	17	—	pF
<b>Identification</b>					
Input voltage for horizontal identification	$V_{5-2}$	0	—	8	V
Input voltage for vertical identification	$V_{5-2}$	10,5	—	12	V
Input current at pin 5 $V_{5-2} = 12 \text{ V}$	$I_5$	—	3	10	$\mu\text{A}$
Output current at pin 5 $V_{5-2} = 0 \text{ V}$ (during horizontal blanking)	$-I_5$	—	0,1	5	$\mu\text{A}$

## CHARACTERISTICS

$V_P = 12\text{ V}$ ;  $T_{\text{amb}} = 25\text{ }^\circ\text{C}$ ; unless otherwise specified.

parameter	symbol	min.	typ.	max.	unit
<b>Identification (continued)</b>					
Voltage pin 6 for PAL	$V_{6-2}$	—	10,1	—	V
Voltage at pin 6 for SECAM	$V_{6-2}$	—	7,0	—	V
Identification 'on' for SECAM	$V_{6-2}$	—	10,6	—	V
Colour 'off' for SECAM	$V_{6-2}$	—	9,25	—	V
Colour 'on' for SECAM	$V_{6-2}$	—	9,1	—	V
Voltage at pin 9 for SECAM	$V_{9-2}$	10,3	10,5	—	V
Voltage between pins 9 and 10 for SECAM	$\pm V_{9-10}$	—	—	3	mV
Permissible voltage at pins 9 and 10 for PAL	$V_{9-2}; V_{10-2}$	8,2	—	10,2	V
<b>Sandcastle pulse detector and clamping pulse generator</b>					
Voltage level at which the vertical blanking pulse is separated required pulse amplitude	$V_{19-2}$	1	1,5	2	V
	$V_{19-2(p-p)}$	2	—	3	V
Voltage level at which the horizontal blanking pulse is separated required pulse amplitude	$V_{19-2}$	3	3,5	4	V
	$V_{19-2(p-p)}$	4	—	6,7	V
Voltage level at which the burst gating pulse is separated required pulse amplitude	$V_{19-2}$	6,7	7,2	7,7	V
	$V_{19-2(p-p)}$	7,7	—	12	V
Internal clamping pulse duration (note 4)	$t_p$	—	0,8	—	$\mu\text{s}$
Input current at $V_{19-2} = 7\text{ V}$	$I_2$	—	10	40	$\mu\text{A}$
<b>Carrier generator (note 5)</b>					
Input signal from TDA3560 (peak-to-peak value)	$V_{16-2(p-p)}$	150	—	—	mV
Input impedance	$ Z_{7-2} $	—	1	—	$\text{k}\Omega$
Input resistance	$R_{7-2}$	3,5	—	5,5	$\text{k}\Omega$
<b>Luminance amplifier</b>					
Input signal (peak-to-peak value)	$V_{16-2(p-p)}$	—	0,45	0,7	V
Luminance amplifier gain at 4,4 MHz		4	5	6	dB
Input current	$I_{16}$	—	0,15	1	$\mu\text{A}$
Output impedance (2 mA load current)	$ Z_{15-2} $	—	20	—	$\Omega$
Frequency response (−3 dB)	f	6	—	—	MHz

parameter	symbol	min.	typ.	max.	unit
<b>PAL-matrix and SECAM-switch</b>					
Burst signal amplitude at pins 11 and 12 (peak-to-peak value)	$V_{11,12(p-p)}$	—	60	—	mV
Input resistance at pins 11 and 12	$R_{11;12-12}$	1,5	2	2,5	k $\Omega$
Amplification for PAL					
pin 13		-1,3	-0,3	+0,7	dB
pin 14		-1,5	-0,5	+0,5	dB
Amplification for SECAM (pins 13 and 14)					
		4,5	5,5	6,5	dB
Difference in amplification from the inputs to one output for PAL (note 6)	$\Delta G$	—	—	0,5	dB
Phase error from line to line in the (R-Y) output for zero error in the (B-Y) output for PAL		—	2	3,5	deg
Output impedance at pins 13 and 14	$ Z_{13;14-2} $	—	50	—	$\Omega$

#### Notes to characteristics

1. A nominal value of 5% is obtained for clamping on the back porch of the colour difference signals. This value is related to the demodulated (B-Y) signal at  $\Delta f = 230$  kHz. When an artificial black level is inserted after demodulation, the resulting black level deviation depends on the adjustment of the demodulator tuned circuit. It is therefore possible to obtain a value of zero percent.
2. This value is related to the demodulated (B-Y) signal at  $\Delta f = 230$  kHz.
3. The luminance amplifier input voltage (peak-to-peak value) must be typically 0,45 V based on 75% saturated colour bar signals.
4. This pulse starts directly after the burst clamping pulse.
5. The phase delay between the oscillator output of the TDA3560 and the 8,8 MHz input of the TDA3591 (pin 7) must be adjusted so as to minimize the burst amplitude at pin 28 of the TDA3560.
6.  $\Delta G = G_{11-13}/G_{12-13}$  and/or  $G_{11-14}/G_{12-14}$ .




Fig.2 PAL/SECAM application circuit diagram using the TDA3591 and TDA3560; (for a combination with the TDA3562A see Fig.3). For note to pin 5 of the TDA3591 see next page.

**Note to Fig. 2**

$V_{5-2} < 0,5 \text{ V}$  : horizontal identification and black level clamping.

$V_{5-2} > 10,5 \text{ V}$  : vertical identification and artificial black level.

$V_{5-2} = 5 \text{ to } 7 \text{ V}$ : horizontal identification and artificial black level.

**PINNING**

1. Limiter feedback to pin 4.
2. Ground.
3. Limiter feedback.
4. Input limiter; PAL identification input; SECAM chrominance/identification input.
5. Via a d.c. voltage to this pin, the SECAM identification system can be chosen.  
At  $V_{5-2} < 8 \text{ V}$  the processor is preset for horizontal identification.  
At  $V_{5-2} > 10,5 \text{ V}$  the processor is preset for vertical identification.  
At  $V_{5-2} < 0,5 \text{ V}$  the demodulated black level of the SECAM horizontal burst will be used as black level reference.  
At  $V_{5-2} > 2 \text{ V}$  the demodulated chroma signal will have an artificial black level during the SECAM horizontal burst.
6. Store capacitor of PAL/SECAM identification circuit;  
horizontal identification: 100 nF  
vertical identification: 1  $\mu\text{F}$
7. Input of 8,8 MHz oscillator signal.
8. PAL/processed SECAM signal output (chrominance output).
9. Identification input of 8,8 MHz divider (to pin 24 of TDA3560).
10. Identification input of 8,8 MHz divider (to pin 23 of TDA3560).
11. Direct chrominance input of PAL matrix/processed SECAM switch.
12. Delayed chrominance input of PAL matrix/processed SECAM switch.
13. PAL/processed SECAM (R-Y) h.f. output.
14. PAL/processed SECAM (B-Y) h.f. output.
15. Luminance output.
16. Luminance/PAL input.
17. Positive supply voltage (+ 12 V).
18. Decoupled positive supply voltage.
19. Three-level sandcastle pulse input. It detects the various blanking and gating pulses and it generates the correct drive pulses for the clamping circuits.
20. De-emphasis is performed at this pin with a 1,8 k $\Omega$  resistor and a 270 pF capacitor. To avoid moiré patterns on the screen, additional filtering of the demodulator double-frequency products is obtained by a 47 pF decoupling capacitor.
21. Store capacitor (B-Y) clamp.
22. Store capacitor (R-Y) clamp.
23. Demodulator reference tuned circuit.
24. Demodulator reference tuned circuit. The demodulator reference circuit has to be tuned to a nominal frequency of about 4,33 MHz. The quality factor of the tuned circuit must be nominal 2,45.

**APPLICATION INFORMATION** (see Fig. 2)

The function is described against the corresponding pin number

**Pin 4. Chrominance input**

The SECAM input signal is typically 100 mV peak to peak, while the PAL input signal is about 550 mV peak to peak. This corresponds to a PAL/SECAM ratio of 5,5 (based on 75% saturated colour bar signals). The input signal, which should be free from any sound modulation, is applied single-ended to pin 4 via a filter which provides the required bell-shaped bandpass for SECAM signals. D.C. biasing takes place via coil L1, which has an unloaded quality factor between 80 and 100.

**Pin 8. Chrominance output**

During PAL reception, this output is internally connected to the luminance stage, therefore a composite video signal of 0,9 V peak to peak (typical) is present at the output. During SECAM reception, the chrominance output stage is connected to the modulator. The sequentially modulated (R-Y) and (B-Y) signals are then available at the output (amplitudes of typically 1300 mV peak to peak). These signals are applied via a chrominance bandpass filter to the chrominance a.c.c. amplifier in the TDA3560.

**Pin 6. System identification**

A 1  $\mu$ F capacitor is connected to this pin. During PAL reception, the typical voltage at pin 6 is 10,1 V. The chrominance output stage is then internally connected to the luminance stage and the PAL matrix circuit is activated for normal matrixing of the PAL signals. During SECAM reception, the voltage at pin 6 is about 7 V (typical). The chrominance output stage is connected to the modulator and the SECAM switch is enabled. During noisy SECAM signals, the voltage at pin 6 increases and colour killing/un-killing occurs around 9,25 V and 9,1 V respectively.

**Pin 5. Horizontal/vertical identification**

Horizontal or vertical identification can be selected depending on the externally applied voltage at pin 5. When the d.c. level on pin 5 changes with time (pulse information), a combination of horizontal and vertical identification is possible.

*Horizontal identification*

If the voltage at pin 5 is  $< 2$  V, horizontal identification occurs with black level clamping. This clamping occurs on the back-porch of the demodulated colour difference signals. If artificial black level insertion is required, the voltage at pin 5 should be  $< 8$  V.

*Vertical identification*

If the voltage at pin 5 is  $> 10,5$  V, vertical identification occurs, i.e. identification on 9 lines in the vertical blanking period. In this mode, the black level is artificially inserted after demodulation.

**Pin 19. Sandcastle pulse**

A 3-level sandcastle pulse is required and this can be directly coupled to the sandcastle pulse detector. Horizontal blanking, vertical blanking and burst clamping pulses are separated by the IC. A clamping pulse of 800 ns is generated internally just after the burst gating pulse. The input current is typically 10  $\mu$ A at an input signal of 7,2 V.

**Pins 16 and 15. Luminance input/output**

The input signal at pin 16 should be typically 0,5 V peak to peak. The input impedance is relatively high, so a 22 nF coupling capacitor can be applied. This luminance signal is internally clamped and after a 2 times amplification available at pin 15.

During SECAM reception, the luminance signal is delayed by about 470 ns in a luminance delay line. The chrominance and luminance signals are then correctly timed at the output of the TDA3591.

During PAL reception, the composite video signal passes through this delay line and, after amplification, is available at pins 8 and 15. The nominal amplitude of the signals is 900 mV peak to peak in both cases.

**Pins 11, 12, 13 and 14. SECAM switch and PAL matrix**

During PAL reception, the system identification 'enables' the PAL matrix circuitry. An a.c.c. composite chroma signal (from pin 28 TDA3560) is coupled via the glass delay line to pin 12 of the TDA3591.

A direct signal is applied to pin 11 of the TDA3591 via a resistor network. Active matrixing takes place in the IC and consequently (R-Y) and (B-Y) signals are available at pins 13 and 14 respectively. These signals are applied to the TDA3560 demodulators (pins 22 and 21 respectively).

During SECAM reception, the PAL matrix circuitry is 'disabled' and the SECAM switch is 'enabled'. A sequentially modulated (R-Y) and (B-Y) signal is available at pin 28 of the TDA3560. Direct and delayed signals are applied to pins 11 and 12 of the TDA3591, and via the SECAM switch the (R-Y) and (B-Y) signals are applied to their respective demodulator in the TDA3560.

**Pins 17 and 18. Supply voltage (+ 12 V)**

Correct operation is ensured within the supply range of 10,8 V to 13,2 V, and the typical power dissipation of the IC is 1,1 W at 12 V.

Pins 17 and 18 are separated by an external RC filter. Pin 18 is the supply for biasing several current-sinks in the IC and for all the output stages.

This supply voltage separation minimizes crosstalk via the supply lines between various parts of the circuitry. The capacitor at pin 18 must be small ( $\approx 1 \mu\text{F}$ ) so that, if pin 17 is short-circuited to ground, the collector-base junction of a transistor in the IC, through which the discharge current flows, is not damaged.

**Pin 20. De-emphasis**

De-emphasis is performed at this pin with a 1,8 k $\Omega$  and a 270 pF capacitor. To avoid moiré patterns on the screen, additional filtering of the 8,8 MHz signal is obtained by a 47 pF decoupling capacitor.

**Pins 21 and 22. Clamping of (R-Y) and (B-Y) signals**

After demodulation, the sequential (R-Y) and (B-Y) signals are separated by means of an H/2 switch and passed-on to their respective clamping circuits, where they are clamped to the same d.c. level. The value of each clamping capacitor should be 100 nF and they may, if desired, be increased to 470 nF.

**Pins 23 and 24. Demodulator reference tuned circuit**

The SECAM signal is applied to the demodulator via the 'bell-filter' and limiter/amplifier. Only one demodulator is used because of the sequential nature of the signal. The reference signal, obtained from the tank circuit, is applied to pins 23 and 24. At  $V_{5,2} > 2 \text{ V}$ , the tuning and damping of the tank circuit should be done in such a way that a minimum modulator output voltage at pin 8 of the TDA3591 is obtained (the (R-Y) and (B-Y) information in the SECAM video signal is switched off). Therefore, any deviations between the black levels (when clamping on the back-porch and when an artificial black level is filled in) can be made minimum.

## APPLICATION INFORMATION (continued)

### Pin 7. Carrier generation

An 8,8 MHz signal from pin 25 of the TDA3560 is applied via pin 7 to the divider circuit in the TDA3591. Two 4,4 MHz signals are obtained with a phase shift of  $90^\circ$  with respect to each other. These signals are applied to the modulator via an H/2 switch. The phase delay of the 8,8 MHz input signal must be adjusted such that the burst amplitude of the chrominance signal at pin 28 (TDA3560) has its minimum amplitude. Under this condition, the burst generated by the TDA3591 is in phase with the (R-Y) reference signal for the demodulator in the TDA3560. Since the a.c.c. of the TDA3560 operates in the + (R-Y) direction, the burst signal at pin 28 of the TDA3560 will have its minimum amplitude.

### Pins 9 and 10. Divider resetting

The output of the burst phase detector of the TDA3560 is connected to pins 9 and 10. At SECAM reception, the differential a.c. current information, obtained from the burst detector (TDA3560), is applied to pins 9 and 10 (TDA3591). This gives information about the phase relationship between the two 4,4 MHz dividers in both ICs. The TDA3591 now generates a minimum relative voltage between pins 9 and 10 at an absolute voltage level of 10,6 V. The result is that the oscillator control function of the TDA3560 is overruled, and the oscillator is set to  $2 \times 4,43$  MHz.






Fig.4 PAL/SECAM application circuit diagram using the TDA3591 and the TDA3562A.  
 Note to pin 5 TDA3591:  $V_{5-2} < 2 \text{ V}$ ; horizontal identification and black level clamping.  
 $V_{5-2} > 10,5 \text{ V}$ ; vertical identification and artificial black level.  
 $2 \text{ V} < V_{5-2} < 10,5$  horizontal identification and artificial black level.



## SECAM PROCESSOR CIRCUIT

## GENERAL DESCRIPTION

The TDA3591A is a processor circuit that converts SECAM signals into sequential phase-modulated signals. This circuit is intended to be used in front of the PAL decoder TDA3560, of which the 8,8 MHz oscillator signal is used as the carrier for the modulator.

## Features

- Limiter/amplifier for the chrominance signal
- SECAM demodulator
- Clamp circuit and de-emphasis for the colour difference signals
- Modulator to convert the colour difference signal in sequential phase-modulated signals
- Identification circuit which can be used as:
  - horizontal identification
  - vertical identification
  - combination of hor./vert. identification
- Divider circuit which generates the 4,4 MHz carrier signal from the 8,8 MHz signal of the PAL-modulator oscillator
- Sandcastle pulse detector
- SECAM switch and PAL matrix
- Video amplifier

## QUICK REFERENCE DATA

Supply voltage	$V_{P} = V_{17-2}$	typ.	12 V
Supply current	$I_{P} = I_{17}$	typ.	90 mA

## Chrominance amplifier and demodulator

Input signal PAL (peak-to-peak value)	$V_{4-2(p-p)}$	typ.	550 mV
Input signal SECAM (peak-to-peak value)	$V_{4-2(p-p)}$		15 to 300 mV
Output signal PAL (peak-to-peak value)	$V_{8-2(p-p)}$	typ.	265 mV
Output signal SECAM (peak-to-peak value)	$V_{8-2(p-p)}$	typ.	1300 mV

## Identification

Input voltage for horizontal identification	$V_{5-2}$		0 to 8 V
Input voltage for vertical identification	$V_{5-2}$		10,5 to 12 V
Voltage at pin 6 for PAL	$V_{6-2}$	typ.	10,1 V
Voltage at pin 6 for SECAM	$V_{6-2}$	typ.	7 V

## Sandcastle pulse detector

Vertical blanking level	$V_{19-2}$	typ.	1,5 V
Horizontal blanking level	$V_{19-2}$	typ.	3,5 V
Burst gating level	$V_{19-2}$	typ.	7,2 V


## Luminance amplifier

Luminance input signal (peak-to-peak value)	$V_{16-2(p-p)}$	typ.	0,45 V
Luminance amplifier gain at 4,4 MHz		typ.	5 dB

## PAL-matrix and SECAM-switch

Burst signal amplitude (peak-to-peak value)	$V_{11;12-2(p-p)}$	typ.	60 mV
Amplification for PAL (pin 13)		typ.	-0,3 dB
Amplification for PAL (pin 14)		typ.	-0,5 dB
Amplification for SECAM		typ.	5,5 dB

PACKAGE OUTLINE 24-lead DIL; plastic with heat spreader (SOT-101B).



MO709A

Fig. 1 Block diagram.

## FUNCTIONAL DESCRIPTION

### Demodulation

The TDA3591A comprises a chrominance and an identification demodulator, both using the same reference tuned circuit. The identification circuit automatically detects whether the incoming signal at pin 4 is SECAM or not (NTSC, PAL or black-and-white). When PAL signals are received, they are diverted via pin 16 to the chrominance output (pin 8).

The delay line connected to pin 16 delays the PAL luminance signal by 450 ns. The SECAM signal has the same delay in the processor circuitry. When the SECAM signals are received, the PAL signal path is switched off. Then, the SECAM signal is applied to a limiter/amplifier (via a bandpass filter with a bell-shaped response) after which it is demodulated. The (R-Y) and (B-Y) signals are applied sequentially, so only one demodulator is necessary. After demodulation the signals are applied to an H/2 switch, which separates the two colour difference signals. Now the signals are applied to the (R-Y) and (B-Y) clamp circuits, where the black levels are clamped to the same d.c. level. The (R-Y) and (B-Y) clamps are only active during the burst gate period.

The two signals are added again after clamping. Via a de-emphasis, blanking and reinsertion circuit the signal is applied to the modulator.

If  $V_{5.2} > 2 V$ , artificial black levels are inserted during the line blanking period. The clamp circuits then react upon these levels instead of the demodulated burst signals (necessary in case there are no horizontal burst signals available). The inserted signals may not be identical to the detected signals, because of circuitry spread. This can be corrected by detuning the demodulator tuned circuit.

### Modulation

The (R-Y)/(B-Y) ratio is nominally 1,78 at the de-emphasis output (pin 20). The demodulated (R-Y) and (B-Y) signals have a positive phase position for a magenta colour.

A burst signal is added to the demodulated SECAM signal at the input of the modulator. A sequential modulated chrominance signal is present at the modulator output. The modulation carriers of the (R-Y) and (B-Y) signals are 90° out of phase. The burst is modulated in the + (R-Y) direction and is only present during an (R-Y) line. The modulated (R-Y) component for a magenta colour has the same phase position as the (R-Y) burst.

### Identification

The identification circuit compares the voltage difference, which is obtained after demodulation, with the state of the flip-flop. For horizontal identification this comparison occurs during the burst gate period. Only at SECAM signals the demodulator output signals have a voltage difference from line to line during comparison. If the phase relationship between both the signals is wrong, the flip-flop will be reset by an extra flip-flop input pulse.

The identification detector information is also used for colour killing and for switching to PAL, if required.

The identification (as above) occurs when the horizontal identification system is active. When the vertical identification system is switched on (pin 5), the system only compares the demodulator output voltage during line scanning of the vertical blanking. The further operation is identical to the horizontal identification.

### Sandcastle pulse detector

The sandcastle pulse detector needs a 3-level sandcastle pulse. It detects the various blanking and gating pulses and it generates the correct drive pulses for the clamping circuits.

### Carrier generation

The carrier signal for the PAL modulator is obtained from the 8,8 MHz oscillator signal of the TDA3560. The frequency of this signal is divided-by-two to obtain 90° shift. These two signals are applied to the modulator. There is a possibility that the two dividers in the TDA3560 (pins 23 and 24) and the TDA3591A are out-of-phase. This can be corrected by connecting pins 9 and 10 of the TDA3591A to pins 24 and 23 of the TDA3560 respectively. At incorrect phase, the TDA3591A divider is reset and correct phase is obtained.

### PAL-matrix and SECAM-switch

The colour difference signals are transmitted sequentially in the SECAM-system, so the modulated PAL-signal from the TDA3591A is also sequential. The consequences are:

- The two colour difference signals are mixed again in the delay line matrix circuit, so that both demodulators get a combination of an (R-Y) and (B-Y) signal. The phase position of the reference carrier must be very accurate for obtaining a proper demodulated signal, otherwise colour errors will occur (e.g. in the NTSC-system).
- Two different signals are added or subtracted in the matrix circuit, which results in an amplitude that has half the amplitude when compared with a normal PAL signal.

Increase of the chrominance signal in the TDA3591A results in an overdrive of the chrominance amplifier of the TDA3560.

These effects are avoided by the matrix and switching circuit which is included in the TDA3591A. The direct and delayed signals (from the PAL delay line) are applied to the processor where they are matrixed (for PAL) or switched (for SECAM). In the latter condition, the gain of the circuit is twice as high as for the normal PAL reception. The phase accuracy is not critical in this situation, because the two colour difference signals are not mixed.

For SECAM, the (B-Y) output of the SECAM-switch will be a signal without burst. The (R-Y) output of the SECAM-switch only has a burst during the + (R-Y) line. This burst is modulated in the + (R-Y) direction.

### RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage	$V_P = V_{17-2}$	max.	13,2 V
Total power dissipation	$P_{tot}$	max.	1,7 W
Storage temperature range	$T_{stg}$		-25 to +150 °C
Operating ambient temperature range	$T_{amb}$		-25 to +65 °C

## CHARACTERISTICS

$V_p = 12 \text{ V}$ ;  $T_{\text{amb}} = 25 \text{ }^\circ\text{C}$ ; unless otherwise specified

parameter	symbol	min.	typ.	max.	unit
<b>Supply</b>					
Supply voltage (pin 17)	$V_p$	10,8	12	13,2	V
Supply current (pin 17)	$I_p$	50	90	120	mA
Total power dissipation	$P_{\text{tot}}$	—	1,1	—	W
Thermal resistance from junction to ambient	$R_{\text{th j-a}}$	—	40	—	K/W
<b>Chrominance amplifier and demodulator</b>					
Input signal PAL (peak-to-peak value)	$V_{4-2(p-p)}$	55	550	1100	mV
Input signal SECAM (peak-to-peak value)	$V_{4-2(p-p)}$	15	—	300	mV
Input current	$I_4$	0,5	5	20	$\mu\text{A}$
Input capacitance	$C_{4-2}$	—	—	5	pF
(R-Y)/(B-Y) ratio before modulation (pin 20)		1,70	1,78	1,86	
Relative deviation of the black level of the colour difference signals before modulation (pin 20) (note 1)		—	5	—	%
Relative deviation of the black level of the colour difference signals before modulation without the application of a bell-shaped bandpass filter (note 2)		—	—	4	%
Output signal PAL (peak-to-peak value) (note 3)	$V_{8-2(p-p)}$	—	265	—	mV
Output signal SECAM (peak-to-peak value)	$V_{8-2(p-p)}$	—	1,3	—	V
Output impedance	$ Z_{8-2} $	—	50	—	$\Omega$
Input voltage for insertion of the artificial black level after demodulation	$V_{5-2}$	2	—	12	V
Input resistance between pins 23 and 24	$R_{23-24}$	3,0	4,0	5,0	k $\Omega$
Input capacitance between pins 23 and 24	$C_{23-24}$	—	17	—	pF
<b>Identification</b>					
Input voltage for horizontal identification	$V_{5-2}$	0	—	8	V
Input voltage for vertical identification	$V_{5-2}$	10,5	—	12	V
Input current at pin 5 $V_{5-2} = 12 \text{ V}$	$I_5$	—	3	10	$\mu\text{A}$
Output current at pin 5 $V_{5-2} = 0 \text{ V}$ (during horizontal blanking)	$-I_5$	—	0,1	5	$\mu\text{A}$

**CHARACTERISTICS** (continued)

$V_P = 12\text{ V}$ ;  $T_{amb} = 25\text{ }^\circ\text{C}$ ; unless otherwise specified

parameter	symbol	min.	typ.	max.	unit
Voltage during PAL	$V_{6-2}$	—	10,1	—	V
Voltage during SECAM	$V_{6-2}$	—	7,0	—	V
Identification 'on' for SECAM	$V_{6-2}$	—	10,6	—	V
Colour 'off' for SECAM	$V_{6-2}$	—	9,25	—	V
Colour 'on' for SECAM	$V_{6-2}$	—	9,1	—	V
Voltage at pin 9 for SECAM	$V_{9-2}$	10,3	10,5	—	V
Voltage between pins 9 and 10 for SECAM	$\pm V_{9-10}$	—	—	3	mV
Permissible voltage at pins 9 and 10 for PAL	$V_{9-2}; V_{10-2}$	8,2	—	10,2	V
<b>Sandcastle pulse detector and clamping pulse generator</b>					
Voltage level at which the vertical blanking pulse is separated	$V_{19-2}$	1	1,5	2	V
required pulse amplitude	$V_{19-2(p-p)}$	2	—	3	V
Voltage level at which the horizontal blanking pulse is separated	$V_{19-2}$	3	3,5	4	V
required pulse amplitude	$V_{19-2(p-p)}$	4	—	6,7	V
Voltage level at which the burst gating pulse is separated	$V_{19-2}$	6,7	7,2	7,7	V
required pulse amplitude	$V_{19-2(p-p)}$	7,7	—	12	V
Internal clamping pulse duration (note 4)	$t_p$	—	0,8	—	$\mu\text{s}$
Input current at $V_{19-2} = 7\text{ V}$	$I_{19}$	—	10	40	$\mu\text{A}$
<b>Carrier generator (note 5)</b>					
Input signal from TDA3560 (peak-to-peak value)	$V_{16-2(p-p)}$	150	—	—	mV
Input impedance	$ Z_{7-2} $	—	1	—	$\text{k}\Omega$
Input resistance	$R_{7-2}$	3,5	—	5,5	$\text{k}\Omega$
<b>Luminance amplifier</b>					
Input signal (peak-to-peak value)	$V_{16-2(p-p)}$	—	0,45	0,7	V
Luminance amplifier gain at 4,4 MHz		4	5	6	dB
Input current	$I_{16}$	—	0,15	1	$\mu\text{A}$
Output impedance (2 mA load current)	$ Z_{15-2} $	—	20	—	$\Omega$
Frequency response (−3 dB)	f	6	—	—	MHz



parameter	symbol	min.	typ.	max.	unit
<b>PAL-matrix and SECAM-switch</b>					
Burst signal amplitude at pins 11 and 12 (peak-to-peak value)	$V_{11;12(p-p)}$	—	60	—	mV
Input resistance at pins 11 and 12	$R_{11;12-2}$	1,5	2	2,5	k $\Omega$
Amplification for PAL					
pin 13		-1,3	-0,3	+0,7	dB
pin 14		-1,5	-0,5	+0,5	dB
Amplification for SECAM (pins 13 and 14)		4,5	5,5	6,5	dB
Difference in amplification from the outputs to one output for PAL (note 6)	$\Delta G$	—	—	0,5	dB
Phase error from line to line in the (R-Y) output for zero error in the (B-Y) output for PAL		—	2	3,5	deg
Output impedance at pins 13 and 14	$ Z_{13;14-2} $	—	50	—	$\Omega$

**Notes to characteristics**

1. A nominal value of 5% is obtained for clamping on the back porch of the colour difference signals. This value is related to the demodulated (B-Y) signal at  $\Delta f = 230$  kHz. When an artificial black level is inserted after demodulation, the resulting black level deviation depends on the adjustment of the demodulator tuned circuit. It is therefore possible to obtain a value of zero percent.
2. This value is related to the demodulated (B-Y) signal at  $\Delta f = 230$  kHz.
3. The luminance amplifier input voltage (peak-to-peak value) must be typically 0,45 V based on 75% saturated colour bar signals.
4. This pulse starts directly after the burst clamping pulse.
5. The phase delay between the oscillator output of the TDA3560 and the 8,8 MHz input of the TDA3591A (pin 7) must be adjusted so as to minimize the burst amplitude at pin 28 of the TDA3560.
6.  $\Delta G = G_{11-13}/G_{12-13}$  and/or  $G_{11-14}/G_{12-14}$ .

# TDA3591A




Fig. 2 PAL/SECAM application circuit diagram using the TDA3591A and TDA3560. For note to pin 5 of the TDA3591 see next page.

7287731

**Note to Fig. 2**

- $V_{5-2} < 0,5 \text{ V}$ : horizontal identification and black level clamping.  
 $V_{5-2} > 10,5 \text{ V}$ : vertical identification and artificial black level.  
 $V_{5-2} = 5 \text{ to } 7 \text{ V}$ : horizontal identification and artificial black level.

**PINNING**

1. Limiter feedback to pin 4.
2. Ground.
3. Limiter feedback.
4. Input limiter; PAL identification input; SECAM chrominance/identification input.
5. Via a d.c. voltage to this pin, the SECAM identification system can be chosen.  
 At  $V_{5-2} < 8 \text{ V}$  the processor is preset for line identification.  
 At  $V_{5-2} > 10,5 \text{ V}$  the processor is preset for frame identification.  
 At  $V_{5-2} < 0,5 \text{ V}$  the demodulated output frequency of the SECAM line burst will be used as black level reference.  
 At  $V_{5-2} > 2 \text{ V}$  the demodulated chrominance signal will have an artificial black level during the SECAM line burst.
6. Store capacitor of PAL/SECAM identification circuit.
7. Input of 8,8 MHz oscillator signal.
8. PAL/transposed SECAM signal output (chrominance output).
9. Identification input of 8,8 MHz divider (to pin 24 of TDA3560).
10. Identification input of 8,8 MHz divider (to pin 23 of TDA3560).
11. Direct chrominance input of PAL matrix/transposed SECAM switch.
12. Delayed chrominance input of PAL matrix/transposed SECAM switch.
13. PAL/transposed SECAM (R-Y) h.f. output.
14. PAL/transposed SECAM (B-Y) h.f. output.
15. Luminance output.
16. Luminance/PAL input.
17. Positive supply voltage.
18. Decoupled positive supply voltage.
19. Three-level sandcastle pulse input. It detects the various blanking and gating and it generates the correct drive pulses for the clamping circuits.
20. De-emphasis is performed at this pin with a 1,8 k $\Omega$  resistor and a 270 pF capacitor. To avoid moiré patterns on the screen, additional filtering of the demodulator double-frequency products is obtained by a 47 pF decoupling capacitor.
21. Store capacitor (B-Y) clamp.
22. Store capacitor (R-Y) clamp.
23. Demodulator reference tuned circuit.
24. Demodulator reference tuned circuit. The demodulator reference circuit has to be tuned to a nominal frequency of about 4,33 MHz. The quality factor of the tuned circuit must be nominal 2,45.



## VERTICAL DEFLECTION CIRCUIT

### GENERAL DESCRIPTION

TDA3650 is a monolithic integrated circuit for vertical deflection in large screen colour television receivers.

The circuit incorporates the following functions:

- Oscillator
- Synchronization circuit
- Blanking pulse generator
- Sawtooth generator
- S-correction and linearity control
- Comparator and drive circuit
- Output stage
- Flyback generator
- Voltage stabilizer
- Thermal protection circuit
- Guard circuit
- Output stage protection

### QUICK REFERENCE DATA

Supply voltage range (pin 13)	$V_{P1} = V_{13-12}$	0 to 30 V
Output current (peak-to-peak value)	$I_{3(p-p)}$	typ. 2,2 A
Operating junction temperature	$T_j$	max. 150 °C
Thermal resistance from junction to copper heat spreader (mounting base)	$R_{th j-mb}$	max. 4 K/W

### PACKAGE OUTLINE

TDA3650: 13-lead SIL bent to DIL; plastic power (SOT-141B).




Fig. 1 Block diagram.

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

**Voltages**


Pin 1; feedback voltage	V <sub>1-12</sub>	max.	6 V
Pin 3; output voltage	V <sub>3-12</sub>	max.	50 V
Pin 4; supply voltage output stage	V <sub>4-12</sub> (V <sub>P2</sub> )	max.	47 V
Pin 5; sync voltage	V <sub>5-12</sub>	max.	6 V
Pin 11; blanking pulse	V <sub>11-12</sub>	max.	6 V
Pin 13; supply voltage	V <sub>13-12</sub> (V <sub>P1</sub> )	max.	30 V

**Currents**

Pin 3; repetitive peak output current	± I <sub>3RM</sub>	max.	2,8 A
Pin 3; non-repetitive peak output current	± I <sub>3SM</sub>	max.	6 A
Pin 6; flyback generator	I <sub>6</sub>	max.	2,8 A
Pin 11; blanking pulse	I <sub>11</sub>	max.	10 mA

Total power dissipation internally limited by the thermal protection circuit (see also Fig. 2)

Storage temperature range	T <sub>stg</sub>	-65 to +150 °C
Operating junction temperature	T <sub>j</sub>	max. 150 °C



- (1) Mounted on infinite heatsink.
- (2) Mounted on heatsink of 8 K/W.
- (3) Without heatsink.

Fig. 2 Total power dissipation derating curves.

**THERMAL RESISTANCE**

From junction to mounting base

R<sub>th j-mb</sub> = 4 K/W

## CHARACTERISTICS

 $V_S = 26 \text{ V}$ ; pins 2 and 12 connected;  $T_{\text{amb}} = 25 \text{ }^\circ\text{C}$  unless otherwise specified

parameter	symbol	min.	typ.	max.	unit
<b>Supply</b>					
Supply voltage range (note 1); $V_{P1}$	$V_{13-2}$	10	—	30	V
Supply voltage range output stage; $V_{P2}$	$V_{4-2}$	10	—	47	V
Supply current (without load)	$I_{13}$	—	55	—	mA
<b>Output (pin 3)</b>					
Output voltage (note 2)					
minimum	$V_{3-2}$	—	2,5	3,0	V
maximum	$V_{3-2}$	$V_{P2}-3$	$V_{P2}-2,5$	50	V
Output current (peak-to-peak value)	$I_{3(p-p)}$	—	2,2	2,8	A
Output current temperature dependency	$\Delta I_3/\Delta T$	—	-0,03	—	%/K
<b>Sync (pin 5)</b>					
Input voltage	$V_{5-12}$	1,0	—	6,0	V
Sync pulse width (note 4)	$t_p$	—	—	200	$\mu\text{s}$
Input impedance during oscillator scan	$ Z_{5-12} $	1,8	2,2	2,6	$\text{k}\Omega$
<b>Oscillator (pin 7)</b>					
Input current during scan	$I_7$	—	1,0	3,0	$\mu\text{A}$
Tracking range (note 5)		18	20	24	%
Frequency dependency					
with temperature	$\Delta f/\Delta T$	—	—	-0,02	Hz/K
with supply voltage	$\Delta f/\Delta V_{P1}$	—	—	-0,03	Hz/V
Tolerance of frequency adjustment range	$\Delta f_0/f_0$	—	—	$\pm 3,5$	%
<b>Sawtooth generator (pin 9)</b>					
Sawtooth voltage					
range	$V_{9-12}$	1,6	—	3,8	V
tolerance of minimum voltage level	$V_{9-12}$	1,45	1,6	1,7	V
Input resistance of pin 9					
during scan	$R_{9-12}$	0,5	—	—	$\text{M}\Omega$
during oscillator flyback	$R_{9-12}$	500	650	800	$\Omega$
Voltage offset between pins 8 and 9	$V_{8-9}$	—	40	100	mV
<b>Blanking pulse generator (pin 11)</b>					
Output voltage; $I_{11} = 0$	$V_{11-12}$	5,5	6,0	6,5	V
Blanking pulse width (note 3)	$t_p$	1,3	1,4	1,5	ms
Blanking pulse dependence with oscillator frequency (note 3)	$\Delta t_p/\Delta f$	—	-0,024	—	ms/Hz
Output impedance during blanking	$ Z_{11-12} $	—	400	550	$\Omega$
Blanking pulse output current	$I_{11}$	—	—	10	mA



parameter	symbol	min.	typ.	max.	unit
<b>Comparator (pin 1)</b>					
Input voltage	$V_{1-12}$	2,3	—	3,8	V
Input voltage temperature dependency	$\Delta V_{1-12}/\Delta T$	—	1,0	—	mV/K
Tolerance of d.c. level	$\Delta V_{1-12}$	—	—	$\pm 150$	mV
Open loop voltage gain (note 6) $V_{3-12}/V_{1-12}$ at 1000 Hz	$G_o$	—	64	—	dB
Frequency response (note 6) at -3 dB	f	—	10	—	kHz
Input current	$I_1$	—	—	5	$\mu A$
External load impedance of pin 8	$ Z_{8-12} $	12	—	—	k $\Omega$
<b>Flyback generator (pin 6)</b>					
Maximum output voltage (note 2)	$V_{6-2}$	$V_{P1-5}$	$V_{P1-3}$	—	V
Output current (peak-to-peak value)	$I_6(p-p)$	—	2,2	2,8	A
<b>Thermal data</b>					
Junction temperature thermal protection switching level	$T_j$	158	175	198	$^{\circ}C$
Thermal resistance from junction to copper heat spreader (mounting base)	$R_{th j-mb}$	—	—	4	K/W

**Notes to characteristics**

- When the flyback generator is used, the maximum supply voltage must be chosen such that during flyback the voltage at pin 3 and pin 4 (supply voltage output stage) does not exceed 50 V.
- These values (pin 3) are obtained at an output current of 2,8 A peak-to-peak (knee voltages of the output transistors). For an output current of 1 A peak-to-peak the maximum knee voltage is 2,5 V. The output voltage of the flyback generator is given at an output current of 2,8 A peak-to-peak ( $I_6$ ). For an output current of 1 A peak-to-peak the output voltage at pin 3 will be  $V_{P1} - 2,5$  V.
- These values are obtained with the free running oscillator frequency adjusted to 45,5 kHz (22 ms) and an external 150  $\Omega$  resistor connected to pin 7 in series with the 150 nF capacitor. Without the 150  $\Omega$  resistor the width of the blanking pulse is  $1,6 \pm 0,1$  ms.
- The width of the synchronization pulse must be smaller than the oscillator flyback.
- These values are obtained with the free running oscillator frequency adjusted to 45,5 kHz (22 ms).
- These values are obtained with a load resistance of 1 k $\Omega$  between pin 3 and ground, and a 4,7 nF decoupling capacitor connected between pin 10 and ground.

## APPLICATION INFORMATION

The function is described against the corresponding pin number.

### 1. Comparator and drive circuit

The current flowing through the deflection coils is measured across an external series resistor. The signal across this resistor is fed to the comparator via pin 1, where it is compared with the internally generated sawtooth signal. The output of the comparator drives the output stage. Pin 1 is also used for d.c. feedback of the output stage (mid-point setting).

### 2. Negative supply (ground) for the output stage

### 3. Output stage

The output stage provides the current to the deflection coils. The vertical deflection coil is connected to this pin, via a series connection of a coupling capacitor and a feedback resistor to ground. The output stage is protected against over-voltages and over-currents by a SOAR-protection circuit. When one of the transistors exceeds its operational threshold the drive current is reduced to a safe level. Temperature protection reduces the drive of the output stage when the junction temperature exceeds 170 °C.

### 4. Positive supply of output stage

This supply is obtained from the flyback generator. An electrolytic capacitor between pins 4 and 6, a diode between pins 4 and 13, and a resistor between pins 6 and ground must be connected for correct operation of the flyback generator.

### 5. Synchronization input

When the voltage applied to pin 5 reaches a level of 0,7 V the lower switching level is increased thus initiating the charge cycle of the oscillator capacitor. The synchronization circuit is inhibited during oscillator flyback time.

### 6. Flyback generator

The flyback generator reduces power dissipation in the vertical stage. As a result a lower power supply can be chosen (26 V for 30AX application). Whereas the voltage during flyback is increased to 45 V (depending on the design of external components), the maximum increase of the voltage during flyback is nearly factor 2.

The capacitor between pins 6 and 4 is charged via the external diode during the scan period. Then, when the flyback generator is activated by the oscillator flyback pulse, the voltage across the capacitor is connected in series with the supply voltage to provide the required flyback voltage. At the end of the oscillator pulse the drive of the flyback generator is maintained by the flyback voltage of the deflection circuit.

### 7. Oscillator

The oscillator frequency is determined by the values of the external resistor and capacitor connected in parallel to pin 7. The capacitor is discharged via the resistor which is connected to ground. The voltage on the capacitor is compared with an internal voltage from the voltage stabilizer (lower switching level). When this lower switching level is reached the capacitor is charged via an internal 500 Ω resistor. At the same time the comparator voltage is increased (higher switching level). When the voltage on the capacitor reaches the higher switching level the charge current is switched off and the capacitor is discharged again.

### 8. S-correction and linearity circuit

From pin 8 an adjustable parabolic current is fed back to the mid-point of the sawtooth generator capacitors at pin 9 to provide linearity control. The external components connected between pins 8 and 9 together with the d.c. feedback circuitry at pin 1 define the S-shape of the deflection current.

### 9. Sawtooth generator

The sawtooth signal is obtained by charging the capacitors connected to pin 9 via an external resistor. Variation of the charge current will vary the amplitude of the signal. During oscillator flyback time the capacitors are discharged to an internally fixed voltage level.

### 10. Output stage decoupling

A low value capacitor must be connected to pin 10 for decoupling of the output driver stage.

### 11. Blanking pulse generator

The blanking pulse duration is determined by the oscillator sawtooth signal. The guard circuit provides continuous blanking when the vertical deflection current is absent.

### 12. Negative supply (ground) of small-signal part

### 13. Positive supply

The supply voltage at this pin is used to supply the flyback generator, the voltage stabilizer and the protection circuits.

The following application data are measured in a typical 30AX system (Fig. 3).

parameter	symbol	min.	typ.	max.	unit
<b>Supply (pin 13)</b>					
Supply voltage*	$V_{13-12}$	22	26	30	V
Supply current*	$I_{13}$	260	320	380	mA
<b>Output (pin 3)</b>					
Output voltage (peak value)	$V_{3-2}$	—	—	50	V
Output voltage (mid-point)	$V_{3-2}$	—	13	—	V
Output current (peak-to-peak)**	$I_3(p-p)$	1,6	2,1	2,4	A
Flyback time <sup>▲</sup>	$t_{f1}$	—	0,7	0,9	ms
Total power dissipation in IC <sup>▲</sup>	$P_{tot}$	—	4,6	5,0	W
Total power consumption	$P$	5,2	8,5	11,5	W
Blanking time	$t_p$	—	1,45	—	ms
Non-linearity	—	—	—	3	%
Thermal resistance of heatsink	$R_{th h-a}$	—	8	—	K/W
Ambient temperature	$T_{amb}$	—	—	65	°C

\* These values are obtained with a supply voltage ( $V_S$ ) of 26 V and an output current of 2,1 A peak-to-peak. When the supply voltage is decreased to 22 V the output current changes to 1,6 A peak-to-peak and the supply current to 260 mA. When the supply voltage is increased to 30 V the output current increases to 2,4 A peak-to-peak and the supply current to 380 mA. But when the circuit is adjusted for an output current of 2,1 A peak-to-peak at a supply voltage of 30 V, the supply current remains at 320 mA (see note 1 to characteristics).

\*\* Including 6% overscan.

<sup>▲</sup> With the supply voltage  $V_S = 26$  V.




Fig. 3 Complete vertical deflection circuit for 30AX.

## VERTICAL DEFLECTION CIRCUIT

The TDA3651 is a vertical deflection output circuit for drive of various deflection systems with deflection currents up to 2 A peak-to-peak.

The circuit incorporation the following functions:

- Driver
- Output stage
- Thermal protection and output stage protection
- Flyback generator
- Voltage stabilizer

### QUICK REFERENCE DATA

Supply voltage (pin 9)	$V_{9.4} = V_P$	0 to 50 V
Peak output voltage during flyback (pin 5)	$V_{5.4M} <$	55 V
Output current (peak-to-peak value)	$I_5(p-p) <$	1,5 A
Operating junction temperature	$T_j$ max.	150 °C
Thermal resistance from junction to tab	$R_{th\ j-tab}$ typ.	10 K/W

### PACKAGE OUTLINE

9-lead SIL; plastic (SOT-110B).




Fig. 1 Block diagram.

## GENERAL DESCRIPTION

### Output stage and protection circuit

Pin 5 is the output pin. The supply for the output stage is fed to pin 6 and the output stage ground is connected to pin 4. The output transistors of the class-B output stage can each deliver 1 A maximum. The 'upper' power transistor is protected against short-circuit currents to ground, whereas, during flyback, the 'lower' power transistor is protected against too high voltages which may occur during adjustments.

Moreover, the output transistors have been given extra solidity by means of special measures in the internal circuit layout.

A thermal protection circuit is incorporated to protect the IC against too high dissipation. This circuit is 'active' at 175 °C and then reduces the deflection current to such a value that the dissipation cannot increase.

### Driver and switching circuit

Pin 1 is the input for the driver of the output stage. The signal at pin 1 is also applied to pin 3 which is the input of a switching circuit. When the flyback starts, this switching circuit rapidly turns off the lower output stage and so limits the turn-off dissipation. It also allows a quick start of the flyback generator.

Pin 3 is connected externally to pin 1, in order to allow for different applications in which pin 3 is driven separately from pin 1.

### Flyback generator

The capacitor at pin 6 is charged to a maximum voltage, which is equal to the supply voltage  $V_p$  (pin 9), during scan.

When the flyback starts and the voltage at the output pin (pin 5) exceeds the supply voltage (pin 9), the flyback generator is activated. Then  $V_p$  is connected in series (via pin 8) with the voltage across the capacitor.

The voltage at the supply pin (pin 6) of the output stage will then be maximum twice  $V_p$ . Lower voltages can be chosen by changing the value of the external resistor at pin 8.

### Voltage stabilizer

The internal voltage stabilizer provides a stabilized supply of 6 V for drive of the output stage, so the drive current of the output stage is not affected by supply voltage variations. The stabilized voltage is available at pin 7.

A decoupling capacitor of 2,2  $\mu\text{F}$  can be connected to this pin.

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

**Voltages** (pins 4 and 2 externally connected to ground)

Output voltage (pin 5)	$V_{5-4}$	max.	55 V
Supply voltage (pin 9)	$V_{9-4} = V_p$	max.	50 V
Supply voltage output stage (pin 6)	$V_{6-4}$	max.	55 V
Input voltage (pins 1 and 3)	$V_{1-2}; V_{3-2}$	max.	$V_p$

**Currents**

Repetitive peak output current (pin 5)	$\pm I_{5RM}$	max.	0,75 A
Non-repetitive peak output current (pin 5)	$\pm I_{5SM}$	max.	1,5 A*
Repetitive peak flyback generator output current (pin 8)	$I_{8RM}$	max.	-0,75 A +0,85 A
Non-repetitive peak flyback generator output current (pin 8)	$I_{8SM}$	max.	-1,5 A +1,6 A*

**Temperatures**

Storage temperature range	$T_{stg}$	-65 to + 150 °C
Operating ambient temperature range	$T_{amb}$	-25 to + 65 °C
Operating junction temperature range	$T_j$	-25 to + 150 °C

**CHARACTERISTICS**

$T_{amb} = 25\text{ °C}$ ;  $V_p = 26\text{ V}$ ; pins 4 and 2 externally connected to ground; unless otherwise specified.

Output current (peak-to-peak value)	$I_{5(p-p)}$	typ.	1,2 A
		<	1,5 A
Flyback generator output current	$-I_8$	typ.	0,7 A
		<	0,85 A
Flyback generator output current	$I_8$	typ.	0,6 A
		<	0,75 A

**Output voltages**

Peak voltage during flyback	$V_{5-4M}$	<	55 V
Saturation voltage to supply at $-I_5 = 1\text{ A}$	$-V_{5-6sat}$	typ.	2,5 V
		<	3,0 V
Saturation voltage to ground at $I_5 = 1\text{ A}$	$V_{5-4sat}$	typ.	2,5 V
		<	3,0 V
Saturation voltage to supply at $-I_5 = 0,75\text{ A}$	$-V_{5-6sat}$	typ.	2,2 V
		<	2,7 V
Saturation voltage to ground at $I_5 = 0,75\text{ A}$	$V_{5-4sat}$	typ.	2,2 V
		<	2,7 V

\* Non-repetitive duty factor maximum 3,3%.



**Supply**

Supply voltage	$V_{9-2; 4}$	10 to 50 V*
Supply voltage output stage	$V_{6-4}$	< 55 V*
Supply current (no load and no quiescent current)	$I_9$	typ. 9 mA < 12 mA
Quiescent current (see Fig. 2)	$I_4$	typ. 38 mA 25 to 52 mA
Variation of quiescent current with temperature		typ. -0,04 mA/K

**Flyback generator**

Saturation voltage at $-I_g = 1,1$ A	$V_{9-8sat}$	typ. 1,6 V < 2,1 V
Saturation voltage at $I_g = 1$ A	$V_{8-9sat}$	typ. 2,5 V < 3,0 V
Saturation voltage at $I_g = 0,85$ A	$V_{9-8sat}$	typ. 1,4 V < 1,9 V
Saturation voltage at $I_g = 0,75$ A	$V_{8-9sat}$	typ. 2,3 V < 2,8 V
Flyback generator active if:	$V_{5-9}$	> 4 V
Leakage current	$-I_8$	typ. 5 $\mu$ A < 100 $\mu$ A
Input current for $\pm I_5 = 1$ A	$I_1$	typ. 230 $\mu$ A 175 to 380 $\mu$ A
Input voltage during scan	$V_{1-2}$	typ. 1,9 V 0,9 to 2,7 V
Input current during scan	$I_3$	0,01 to 2,5 mA
Input voltage during scan	$V_{3-2}$	0,9 to $V_p$ V
Input voltage during flyback	$V_{3-2}$	0 to 0,2 V
Voltage at pin 7	$V_{7-2}$	typ. 6,1 V 5,6 to 6,6 V
Load current of pin 7	$I_7$	< 2 mA
Unloaded voltage at pin 7 during flyback	$V_{7-2}$	typ. 15 V
Junction temperature of switching on the thermal protection	$T_j$	typ. 175 $^{\circ}$ C 158 to 192 $^{\circ}$ C
Thermal resistance from junction to tab	$R_{thj-tab}$	typ. 10 K/W < 12 K/W
Power dissipation	see Fig. 3	
Open loop gain at 1 kHz; $R_{load} = 1$ k $\Omega$	$G_o$	typ. 36 dB
Frequency response (-3 dB); $R_{load} = 1$ k $\Omega$	$f$	typ. 60 kHz

\* The maximum supply voltage should be chosen such that during flyback the voltage at pin 5 does not exceed 55 V.




Fig. 2 Quiescent current  $I_4$  as a function of supply voltage  $V_p$ .




Fig. 3 Power derating curves.

## APPLICATION INFORMATION

The following application data are measured in a typical application as shown in Figs 4 and 5.

Deflection current (including 6% overscan)

peak-to-peak value	$I_5(p-p)$	typ.	0,87 A
Supply voltage	$V_{g.4}$	typ.	26 V
Total supply current	$I_{tot}$	typ.	148 mA
Peak output voltage during flyback	$V_{5-4M}$	<	50 V
Saturation voltage to supply	$V_{5-6sat}$	typ.	2,0 V
		<	2,5 V
Saturation voltage to ground	$V_{5-4sat}$	typ.	2,0 V
		<	2,5 V
Flyback time	$t_{fl}$	typ.	0,95 ms
		<	1,2 ms
Total power dissipation in IC	$P_{tot}$	typ.	2,5 W
Operating ambient temperature	$T_{amb}$	<	65 °C




Fig. 4 Typical application circuit diagram of the TDA3651 (vertical output), when used in combination with the TDA2578A (see Fig. 5).

Note to deflection coils AT1236/20:  $L = 29$  mH,  $R = 13,6$   $\Omega$ ; deflection current without overscan is 0,82 A peak-to-peak and EHT voltage is 25 kV.




Fig. 5 Typical application circuit diagram; for combination of the TDA2578A with the TDA3651 see Fig. 4.




Fig. 6 Circuit configuration at pin 14 for phase adjustment.




Fig. 7 Circuit configuration at pin 18 for VCR mode.  
 1 kΩ resistor between pin 18 and +12 V: without mute function.  
 220 kΩ between pin 18 and ground: with mute function.

## VERTICAL DEFLECTION CIRCUIT

The TDA3651A;AQ is a vertical deflection output circuit for drive of various deflection systems with deflection currents up to 2 A peak-to-peak.

The circuit incorporates the following functions:

- Driver
- Output stage
- Thermal protection and output stage protection
- Flyback generator
- Voltage stabilizer

### QUICK REFERENCE DATA

Supply voltage (pin 9)	$V_{9-4} = V_P$	0 to 50 V
Peak output voltage during flyback (pin 5)	$V_{5-4M} <$	55 V
Output current (peak-to-peak value)	$I_{5(p-p)} <$	1,5 A
Operating junction temperature	$T_j$ max.	150 °C
Thermal resistance from junction to mounting base	$R_{th j-mb}$ typ.	3 K/W

### PACKAGE OUTLINES

TDA3651A: 9-lead SIL; plastic power (SOT-131B).

TDA3651AQ: 9-lead SIL bent to DIL; plastic power (SOT-157B).




Fig. 1 Block diagram.

## GENERAL DESCRIPTION

### Output stage and protection circuit

Pin 5 is the output pin. The supply for the output stage is fed to pin 6 and the output stage ground is connected to pin 4. The output transistors of the class-B output stage can each deliver 1 A maximum. The 'upper' power transistor is protected against short-circuit currents to ground, whereas, during flyback, the 'lower' power transistor is protected against too high voltages which may occur during adjustments.

Moreover, the output transistors have been given extra solidity by means of special measures in the internal circuit layout.

A thermal protection circuit is incorporated to protect the IC against too high dissipation. This circuit is 'active' at 175 °C and then reduces the deflection current to such a value that the dissipation cannot increase.

### Driver and switching circuit

Pin 1 is the input for the driver of the output stage. The signal at pin 1 is also applied to pin 3 which is the input of a switching circuit. When the flyback starts, this switching circuit rapidly turns off the lower output stage and so limits the turn-off dissipation. It also allows a quick start of the flyback generator. Pin 3 is connected externally to pin 1, in order to allow for different applications in which pin 3 is driven separate from pin 1.

### Flyback generator

The capacitor at pin 6 is charged to a maximum voltage, which is equal to the supply voltage  $V_p$  (pin 9), during scan.

When the flyback starts and the voltage at the output pin (pin 5) exceeds the supply voltage (pin 9), the flyback generator is activated. The  $V_p$  is connected in series (via pin 8) with the voltage across the capacitor.

The voltage at the supply pin (pin 6) of the output stage will then be maximum twice  $V_p$ . Lower voltages can be chosen by changing the value of the external resistor at pin 8.

### Voltage stabilizer

The internal voltage stabilizer provides a stabilized supply of 6 V for drive of the output stage, so the drive current of the output stage is not affected by supply voltage variations. The stabilized voltage is available at pin 7.

A decoupling capacitor of 2,2  $\mu\text{F}$  can be connected to this pin.

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

**Voltages** (pins 4 and 2 externally connected to ground)

Output voltage (pin 5)	$V_{5.4}$	max.	55 V
Supply voltage (pin 9)	$V_{9.4} = V_P$	max.	50 V
Supply voltage output stage (pin 6)	$V_{6.4}$	max.	55 V
Input voltage (pins 1 and 3)	$V_{1.2}; V_{3.2}$	max.	$V_P$

**Currents**

Repetitive peak output current (pin 5)	$\pm I_{5RM}$	max.	0,75 A
Non-repetitive peak output current (pin 5)	$\pm I_{5SM}$	max.	1,5 A*
Repetitive peak flyback generator output current (pin 8)	$I_{8RM}$	max.	-0,75 A +0,85 A
Non-repetitive peak flyback generator output current (pin 8)	$I_{8SM}$	max.	-1,5 A +1,6 A*

**Temperatures**

Storage temperature range	$T_{stg}$	-65 to +150 °C
Operating ambient temperature range	$T_{amb}$	-25 to +65 °C
Operating junction temperature range	$T_j$	-25 to +150 °C

**CHARACTERISTICS**

$T_{amb} = 25\text{ °C}$ ;  $V_P = 26\text{ V}$ ; pins 4 and 2 externally connected to ground; unless otherwise specified.

Output current (peak-to-peak value)	$I_{5(p-p)}$	typ. <	1,2 A 1,5 A
Flyback generator output current	$-I_8$	typ. <	0,7 A 0,85 A
Flyback generator output current	$I_8$	typ. <	0,6 A 0,75 A

**Output voltages**

Peak voltage during flyback	$V_{5-4M}$	<	55 V
Saturation voltage to supply at $-I_5 = 1\text{ A}$	$-V_{5-6sat}$	typ. <	2,5 V 3,0 V
Saturation voltage to ground at $I_5 = 1\text{ A}$	$V_{5-4sat}$	typ. <	2,5 V 3,0 V
Saturation voltage to supply at $-I_5 = 0,75\text{ A}$	$-V_{5-6sat}$	typ. <	2,2 V 2,7 V
Saturation voltage to ground at $I_5 = 0,75\text{ A}$	$V_{5-4sat}$	typ. <	2,2 V 2,7 V

\* Non-repetitive duty factor maximum 3,3%.



**Supply**

Supply voltage	$V_{9-2}; 4$	10 to 50 V*
Supply voltage output stage	$V_{6-4}$	< 55 V*
Supply current (no load and no quiescent current)	$I_9$	typ. 9 mA < 12 mA
Quiescent current (see Fig. 2)	$I_4$	typ. 38 mA 25 to 52 mA
Variation of quiescent current with temperature		typ. -0,04 mA/K

**Flyback generator**

Saturation voltage at $-I_g = 1,1$ A	$V_{9-8sat}$	typ. 1,6 V < 2,1 V
Saturation voltage at $I_g = 1$ A	$V_{8-9sat}$	typ. 2,5 V < 3,0 V
Saturation voltage at $I_g = 0,85$ A	$V_{9-8sat}$	typ. 1,4 V < 1,9 V
Saturation voltage at $I_g = 0,75$ A	$V_{8-9sat}$	typ. 2,3 V < 2,8 V
Flyback generator active if:	$V_{5-9}$	> 4 V
Leakage current	$-I_8$	typ. 5 $\mu$ A < 100 $\mu$ A
Input current for $\pm I_5 = 1$ A	$I_1$	typ. 230 $\mu$ A 175 to 380 $\mu$ A
Input voltage during scan	$V_{1-2}$	typ. 1,9 V 0,9 to 2,7 V
Input current during scan	$I_3$	0,01 to 2,5 mA
Input voltage during scan	$V_{3-2}$	0,9 to $V_p$ V
Input voltage during flyback	$V_{3-2}$	0 to 0,2 V
Voltage at pin 7	$V_{7-2}$	typ. 6,1 V 5,6 to 6,6 V
Load current of pin 7	$I_7$	< 2 mA
Unloaded voltage at pin 7 during flyback	$V_{7-2}$	typ. 15 V
Junction temperature of switching on the thermal protection	$T_j$	typ. 175 $^{\circ}$ C 158 to 192 $^{\circ}$ C
Thermal resistance from junction to mounting base	$R_{th j-mb}$	typ. 3 K/W < 4 K/W
Power dissipation	see Fig. 3	
Open loop gain at 1 kHz; $R_{load} = 1$ k $\Omega$	$G_o$	typ. 36 dB
Frequency response (-3 dB); $R_{load} = 1$ k $\Omega$	f	typ. 60 kHz

\* The maximum supply voltage should be chosen such that during flyback the voltage at pin 5 does not exceed 55 V.




Fig. 2 Quiescent current  $I_4$  as a function of supply voltage  $V_p$ .




Fig. 3 Power derating curves.

**APPLICATION INFORMATION**

The following application data are measured in a typical application as shown in Figs 4 and 5.

Deflection current (including 6% overscan) peak-to-peak value	$I_{5(p-p)}$	typ.	0,87 A
Supply voltage	$V_{9.4}$	typ.	26 V
Total supply current	$I_{tot}$	typ.	148 mA
Peak output voltage during flyback	$V_{5-4M}$	<	50 V
Saturation voltage to supply	$V_{5-6sat}$	typ.	2,0 V
		<	2,5 V
Saturation voltage to ground	$V_{5-4sat}$	typ.	2,0 V
		<	2,5 V
Flyback time	$t_{fl}$	typ.	0,95 ms
		<	1,2 ms
Total power dissipation in IC	$P_{tot}$	typ.	2,5 W
Operating ambient temperature	$T_{amb}$	<	65 °C




Fig. 4 Typical application circuit diagram of the TDA3651A (vertical output), when used in combination with the TDA2578A (see Fig. 5).

Note to deflection coils AT1236/20: L = 29 mH, R = 13,6 Ω; deflection current without overscan is 0,82 A peak-to-peak and EHT voltage is 25 kV.




Fig. 5 Typical application circuit diagram; for combination of the TDA2578A with the TDA3651A see Fig. 4.




Fig. 6 Circuit configuration at pin 14 for phase adjustment.




Fig. 7 Circuit configuration at pin 18 for VCR mode.  
1 kΩ resistor between pin 18 and +12 V:  
without mute function.  
220 kΩ between pin 18 and ground:  
with mute function.

## VERTICAL DEFLECTION CIRCUIT

### GENERAL DESCRIPTION

The TDA3652 is an integrated power output circuit for vertical deflection in systems with deflection currents up to 3 A peak to peak.

### Features

- Driver
- Output stage and protection circuits
- Flyback generator
- Voltage stabilizer

### QUICK REFERENCE DATA

Supply voltage (pin 9)	$V_{9.4} = V_P$	0 to 40 V
Peak output voltage during flyback (pin 5)	$V_{5-4M}$	< 55 V
Output current (peak-to-peak value)	$I_{5(p-p)}$	max. 3 A
Operating junction temperature	$T_j$	max. 150 °C
Thermal resistance from junction to mounting base	$R_{th j-mb}$	max. 4 K/W




Fig. 1 Block diagram.

### PACKAGE OUTLINES

TDA3652: 9-lead SIL; plastic (SOT-131B).

TDA3652Q: 9-lead SIL bent to DIL; plastic (SOT-157B).

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

**Voltages** (pins 4 and 2 externally connected to ground)

Output voltage (pin 5)	V <sub>5-4</sub>	0 to 55 V
Supply voltage (pin 9)	V <sub>9-4</sub> = V <sub>P</sub>	0 to 40 V
Supply voltage output stage (pin 6)	V <sub>6-4</sub>	0 to 55 V
Driver input voltage (pin 1)	V <sub>1-2</sub>	0 to V <sub>P</sub> V*
Switching circuit input voltage (pin 3)	V <sub>3-2</sub>	0 to 5,6 V

**Currents**

Repetitive peak output current (pin 5)	± I <sub>5RM</sub>	max.	1,5 A
Non-repetitive peak output current (pin 5)	± I <sub>5SM</sub>	max.	3 A**
Repetitive peak flyback generator output current (pin 8)	I <sub>8RM</sub>	max.	-1,5 A +1,6 A
Non-repetitive peak flyback generator output current (pin 8)	± I <sub>8SM</sub>	max.	3 A**

**Temperatures**

Storage temperature range	T <sub>stg</sub>	-65 to +150 °C
Operating ambient temperature range	T <sub>amb</sub>	-25 to +65 °C
Operating junction temperature range	T <sub>j</sub>	-25 to +150 °C

\* The maximum input voltage should not exceed the supply voltage (V<sub>P</sub> at pin 9). In most applications pin 1 is connected to pin 3; the maximum input voltage should then not exceed 5,6 V.

\*\* Non-repetitive duty factor maximum 3,3%.

## CHARACTERISTICS

$V_P = 26 \text{ V}$ ;  $T_{amb} = 25 \text{ }^\circ\text{C}$ ; pins 4 and 2 externally connected to ground; unless otherwise specified

parameter	symbol	min.	typ.	max.	unit
<b>Supply</b>					
Supply voltage; pin 9	$V_P$	10	—	40	V*
Supply voltage output stage; pin 6	$V_{6-4}$	—	—	55	V*
Supply current (no load and no quiescent current); pin 9	$I_P$	—	9	12	mA
Quiescent current (see Fig. 2)	$I_4$	25	40	65	mA
Variation of quiescent current with temperature	$\Delta I_4$	—	-0,04	—	mA/K
<b>Output current</b>					
Output current (pin 5) (peak-to-peak value)	$I_{5(p-p)}$	—	2,5	3,0	A
Output current flyback generator (pin 8)	$-I_8$	—	1,35	1,6	A
Output current flyback generator (pin 8)	$I_8$	—	1,25	1,5	A
<b>Output voltage</b>					
Peak voltage during flyback	$V_{5-4M}$	—	—	55	V
Saturation voltage to supply at $-I_5 = 1,5 \text{ A}$	$-V_{5-6sat}$	—	2,5	3,0	V
Saturation voltage to ground at $I_5 = 1,5 \text{ A}$	$V_{5-4sat}$	—	2,5	3,0	V
Saturation voltage to supply at $-I_5 = 1 \text{ A}$	$-V_{5-6sat}$	—	2,2	2,7	V
Saturation voltage to ground at $I_5 = 1 \text{ A}$	$V_{5-4sat}$	—	2,2	2,7	V
<b>Flyback generator</b>					
Saturation voltage at $-I_8 = 1,6 \text{ A}$	$V_{9-8sat}$	—	1,6	2,1	V
Saturation voltage at $I_8 = 1,5 \text{ A}$	$V_{8-9sat}$	—	2,5	3,0	V
Saturation voltage at $-I_8 = 1,1 \text{ A}$	$V_{9-8sat}$	—	1,4	1,9	V
Saturation voltage at $I_8 = 1 \text{ A}$	$V_{8-9sat}$	—	2,3	2,8	V
Flyback generator active if:	$V_{5-9}$	4	—	—	V
Leakage current at pin 8	$-I_8$	—	5	100	$\mu\text{A}$
Input current for $I_5 = 4 \text{ A}$ at pin 1 (peak-to-peak value)	$I_{1(p-p)}$	190	240	400	$\mu\text{A}$
Input voltage during scan (pin 1)	$V_{1-2}$	1,3	2,0	3,5	V
Input current during scan (pin 3)	$I_3$	0,01	—	2,5	mA

\* The maximum supply voltage should be chosen such that during flyback the voltage at pin 5 does not exceed 55 V.

CHARACTERISTICS (continued)

parameter	symbol	min.	typ.	max.	unit
<b>Flyback generator (continued)</b>					
Input voltage during scan (pin 3)	V <sub>3-2</sub>	0,9	—	5,6	V
Input voltage during flyback (pin 3)	V <sub>3-2</sub>	0	—	0,2	V
<b>General data</b>					
Junction temperature of switching on the thermal protection	T <sub>j</sub>	158	175	192	°C
Thermal resistance from junction to mounting base	R <sub>th j-mb</sub>	—	—	4	K/W
Total power dissipation	P <sub>tot</sub>	see Fig. 3		—	—
Open-loop gain at 1 kHz	G <sub>o</sub>	—	36	—	dB
Frequency response (−3 dB) at R <sub>L</sub> = 1 kΩ	f	—	50	—	kHz




Fig. 2 Quiescent current ( $I_4$ ) as a function of supply voltage ( $V_p$ ).




Fig. 3 Power derating curve.



**APPLICATION INFORMATION**

The function is described against the corresponding pin number.

**1. Driver**

This is the input for the driver of the output stage.

**2. Negative supply (ground)****3. Switching circuit**

This pin is normally connected externally to pin 1. It is also possible to use this pin to drive the switching circuit for different applications. This switching circuit rapidly turns off the lower output stage at the end of scan and also allows for a quick start of the flyback generator.

**4. Output stage ground****5 and 6. Output stage and protection circuits**

Pin 5 is the output pin and pin 6 is the output stage supply pin. The output stage is a class-B type with each transistor capable of delivering 1,5 A maximum. The "upper" output transistor is protected against short-circuit currents to ground. The base of the "lower" power transistor is connected to ground during flyback and so it is protected against too high flyback pulses which may occur during adjustments. In addition the output transistors are protected by a special layout of the internal circuit. The circuit is protected thermally against excessive dissipation by a circuit which operates at temperatures of 175 °C upwards causing the output current to drop to a value such that the dissipation cannot increase.

**7. Voltage stabilizer**

The internal voltage stabilizer provides a stabilized supply voltage of 6 V for drive of the output stage, so the drive current is not influenced by the various voltages of different applications.

**8 and 9. Flyback generator**

Pin 8 is the output pin of the flyback generator. Depending on the value of the external resistor at pin 8, the capacitor at pin 6 will be charged to a fixed level during the scan period. The maximum height of this level is equal to the supply voltage at pin 9 ( $V_p$ ). When the flyback starts and the flyback pulse at pin 5 exceeds the supply voltage, the flyback generator is activated and then the supply voltage is connected in series (via pin 8) with the voltage across the capacitor. The voltage at the supply pin (pin 6) of the output stage will then be not more than twice the supply voltage.



## VERTICAL DEFLECTION CIRCUIT

### GENERAL DESCRIPTION

The TDA3653 is a vertical deflection output circuit for drive of various deflection systems with currents up to 1,5 A peak-to-peak.

### Features

- Driver
- Output stage
- Thermal protection and output stage protection
- Flyback generator
- Voltage stabilizer
- Guard circuit

### QUICK REFERENCE DATA

Supply voltage range (pin 9)	$V_p = V_{9-4}$	0 to 40 V
Peak output voltage during flyback (pin 5)	$V_{5-4M}$	max. 60 V
Output current (peak-to-peak value)	$I_5(p-p)$	max. 1,5 A
Operating junction temperature	$T_j$	max. 150 °C
Thermal resistance from junction to mounting base (SOT-110B)	$R_{th\ j-mb}$	typ. 10 K/W
(SOT-131B)	$R_{th\ j-mb}$	typ. 3,5 K/W




Fig. 1 Block diagram.

### PACKAGE OUTLINES

TDA3653: 9-lead SIL; plastic (SOT-110B).

TDA3653A: 9-lead SIL; plastic power (SOT-131B).

## FUNCTIONAL DESCRIPTION

### Output stage and protection circuit

Pin 5 is the output pin. The supply for the output stage is fed to pin 6 and the output stage ground is connected to pin 4. The output transistors of the class-B output stage can each deliver 0,75 A maximum. The maximum voltage for pin 5 and 6 is 60 V.

The output power transistors are protected such that their operation remains within the SOAR area. This is achieved by the co-operation of the thermal protection circuit, the current-voltage detector, the short-circuit protection and the special measures in the internal circuit layout.

### Driver and switching circuit

Pin 1 is the input for the driver of the output stage. The signal at pin 1 is also applied to pin 3 which is the input of a switching circuit. When the flyback starts, this switching circuit rapidly turns off the lower output stage and so limits the turn-off dissipation. It also allows a quick start of the flyback generator.

External connection of pin 1 to pin 3 allows for applications in which the pins are driven separately.

### Flyback generator

During scan the capacitor at pin 6 is charged to a maximum voltage, which is dependent on the value of the resistor at pin 8. During normal operation the voltage at pin 8 may not be lower than 2,2 V.

When the flyback starts and the voltage at the output pin (pin 5) exceeds the supply voltage (pin 9), the flyback generator is activated. Then  $V_p = 2 \text{ V}$  is connected in series (via pin 8) with the voltage across the capacitor.

The voltage at the supply pin (pin 6) of the output stage will then be maximum  $2V_p - 2 \text{ V}$ . Lower voltages can be obtained, determined by the value of the resistor at pin 8.

### Guard circuit

When there is no deflection current and the flyback generator is not activated, the voltage at pin 8 reduces to less than 2 V. The guard circuit will then produce a d.c. voltage at pin 7, which can be used to blank the picture tube and thus prevent screen damage.

### Voltage stabilizer

The internal voltage stabilizer provides a stabilized supply of 6 V to drive the output stage, which prevents the drive current of the output stage being affected by supply voltage variations.

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134); pins 4 and 2 externally connected to ground.

Supply voltage (pin 9)	$V_P = V_{9-4}$	max.	40 V
Supply voltage output stage (pin 6)	$V_{6-4}$	max.	60 V
Output voltage (pin 5)	$V_{5-4}$	max.	60 V
Input voltage (pins 1 and 3)	$V_{1; 3-2}$	max.	$V_P$ V
External voltage at pin 7	$V_{7-2}$	max.	5,6 V
Peak output current (pin 5)			
repetitive	$\pm I_{5RM}$	max.	0,75 A
non-repetitive	$\pm I_{5SM}$	max.	1,5 A*
Peak output current (pin 8)			
repetitive	$I_{8RM}$	-0,85 to +0,75 A	
non-repetitive	$\pm I_{8SM}$	max.	1,5 A*
Total power dissipation	$P_{tot}$	see Fig. 2	
Storage temperature range	$T_{stg}$	-65 to + 150 °C	
Operating ambient temperature range	$T_{amb}$	see Fig. 2	
Operating junction temperature range	$T_j$	-25 to + 150 °C	




Fig. 2 Power derating curves (for SOT-110B).




Fig. 3 Quiescent current  $I_4$  as a function of supply voltage  $V_P$ .

\* Non-repetitive duty factor maximum 3,3%.

## CHARACTERISTICS

$V_P = V_{9-4} = 26 \text{ V}$ ;  $T_{\text{amb}} = 25 \text{ }^\circ\text{C}$ ; pins 2 and 4 externally connected to ground; unless otherwise specified

parameter	symbol	min.	typ.	max.	unit
<b>Supply</b>					
Supply voltage; pin 9 (note 1)	$V_P = V_{9-4}$	10	—	40	V
Supply voltage; pin 6 (note 1)	$V_{6-4}$	—	—	60	V
Supply current; pin 9 (note 2)	$I_P = I_9$	—	10	20	mA
Quiescent current; pin 4 (see Fig. 3)	$I_4$	6	25	40	mA
Variation of quiescent current with temperature	$\Delta I_4$	—	-0,04	—	mA/K
<b>Output current</b>					
Output current (pin 5) (peak-to-peak value)	$I_{5(p-p)}$	—	1,2	1,5	A
Output current flyback generator (pin 8)	$-I_8$	—	0,7	0,85	A
Output current flyback generator (pin 8)	$I_8$	—	0,6	0,75	A
<b>Output voltage</b>					
Peak voltage during flyback	$V_{5-4M}$	—	—	60	V
<b>Saturation voltage to supply</b>					
at $-I_5 = 0,75 \text{ A}$	$V_{6-5\text{sat}}$	—	2,5	3,0	V
at $I_5 = 0,75 \text{ A}$ (note 3)	$V_{5-6\text{sat}}$	—	2,5	3,0	V
at $-I_5 = 0,6 \text{ A}$	$V_{6-5\text{sat}}$	—	2,2	2,7	V
at $I_5 = 0,6 \text{ A}$ (note 3)	$V_{5-6\text{sat}}$	—	2,3	2,8	V
<b>Saturation voltage to ground</b>					
at $I_5 = 0,75 \text{ A}$	$V_{5-4\text{sat}}$	—	2,0	2,5	V
at $I_5 = 0,6 \text{ A}$	$V_{5-4\text{sat}}$	—	1,7	2,2	V
<b>Flyback generator</b>					
<b>Saturation voltage</b>					
at $-I_8 = 0,85 \text{ A}$	$V_{9-8\text{sat}}$	—	1,6	2,1	V
at $I_8 = 0,75 \text{ A}$ (note 3)	$V_{8-9\text{sat}}$	—	2,3	2,8	V
at $-I_8 = 0,7 \text{ A}$	$V_{9-8\text{sat}}$	—	1,4	1,9	V
at $I_8 = 0,6 \text{ A}$ (note 3)	$V_{8-9\text{sat}}$	—	2,2	2,7	V
Flyback generator active if:	$V_{5-9}$	4	—	—	V
Leakage current at pin 8	$-I_8$	—	5	100	$\mu\text{A}$
<b>Input current (pin 1)</b>					
at $I_{5(p-p)} = 1,5 \text{ A}$	$I_1$	—	—	1,3	mA
Input voltage during scan (pin 1)	$V_{1-2}$	—	—	3,2	V
Input voltage during scan (pin 3) pins 1 and 3 not connected	$V_{3-2}$	0,9	—	$V_P$	V

parameter	symbol	min.	typ.	max.	unit
Input current during scan (pin 3) pins 1 and 3 not connected	$I_3$	0,01	—	—	mA
Input current during scan (pin 3) pins 1 and 3 connected	$I_3$	—	—	0,52	mA
Input resistance (pin 3)	$R_3$	3,75	5,0	6,25	k $\Omega$
Input voltage during flyback (pin 1)	$V_{1-2}$	—	—	250	mV
Input voltage during flyback (pin 3)	$V_{3-2}$	—	—	250	mV
<b>Guard circuit</b>					
Output voltage; pin 7 (note 4) loaded with 100 k $\Omega$	$V_{7-2}$	4,4	5,0	5,6	V
loaded with 0,5 mA	$V_{7-2}$	3,5	4,4	5,1	V
Internal series resistance of pin 7	$R_{i7}$	0,9	1,2	1,5	k $\Omega$
Guard circuit active if $V_{8-2}$ is lower than (note 6)	$V_{8-2}$	—	—	2,0	V
<b>General data</b>					
Thermal protection becomes active if junction temperature exceeds	$T_j$	158	175	192	$^{\circ}\text{C}$
Thermal resistance junction to mounting base	$R_{th\ j-mb}$	—	10	12	K/W
Open loop gain at 1 kHz (note 5)	$G_o$	—	42	—	dB
Frequency response (–3 dB) (note 7)	f	—	40	—	kHz

**Notes to the characteristics**

1. The maximum supply voltage should be chosen such that during flyback the voltage at pin 5 does not exceed 60 V.
2. These values are obtained (pin 9) at no load and no quiescent current.
3. Duty factor maximum 3,3%.
4. Guard circuit is active.
5.  $R_{load} = 8\ \Omega$ ;  $I_{load(rms)} = 125\ \text{mA}$ .
6. During normal operation the voltage  $V_{8-2}$  may not be lower than 2,2 V.
7. With 220 pF between pins 1 and 5.

APPLICATION INFORMATION




Fig. 4 Typical application circuit diagram of the TDA3653 (vertical output), when used in combination with the TDA2578A (see Fig. 5).

Note to deflection coils AT1236/20:  $L = 29 \text{ mH}$ ,  $R = 13,6 \Omega$ ; deflection current without overscan is 0,82 A peak-to-peak and e.h.t. voltage is 25 kV.






Fig. 5 Typical application circuit diagram; for combination of the TDA2578A with the TDA3653 (see Fig. 4).



## PAL SYNCHRONIZATION PROCESSOR FOR VIDEO RECORDERS

### GENERAL DESCRIPTION

The TDA3701 is a monolithic integrated circuit for PAL synchronization processing in video recorders.

### Features

- Sync separator with noise inverter
- Phase detector with 2 time constants for oscillator synchronization
- Automatic identification of norm-signals (625 lines referred to CCIR)
- Colour subcarrier oscillator with separate output (625 kHz sinewave) and 1: 40 divider
- Separate horizontal and vertical coincidence detectors
- Internal generation of a complete standard synchronization pulse
- Vertical synchronization pulse output
- Field identification output
- Burst gate pulse output (externally adjustable phase relationship)
- H/8 signal output with correction/inversion inputs
- Record (REC/TV; REC/VCR)/playback (PB) selector

### QUICK REFERENCE DATA

Supply voltage (pin 22)	$V_P = V_{22-23}$	typ.	12 V
Supply current (pin 22)	$I_P = I_{22}$	typ.	85 mA
<b>Sync separator</b>			
Sync pulse amplitude (peak-to-peak value)	$V_{4-23(p-p)}$	typ.	0,3 V
<b>Phase detector</b>			
Catching range	$\Delta f$	typ.	$\pm 5 \%$
<b>Oscillator</b>			
Output frequency	$f_0$	typ.	625 kHz
Output sinewave (peak-to-peak value)	$V_{7-23(p-p)}$	typ.	3,2 V
<b>Field identification</b>			
Output voltage			
1st field	$V_{26-23}$	min.	10 V
2nd field	$V_{26-23}$	max.	1 V

### PACKAGE OUTLINE

28-lead DIL; plastic (SOT-117).




Fig. 1 Block diagram.

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage range (pin 22)	$V_P = V_{22-23}$	max.	13,2 V
Voltage range at pins 4, 12, 15, 16, 18, 24 to pin 23 (ground)	$V_{n-23}$		0 to $V_P$ V
Voltage range at pin 9	$V_{9-23}$		0,3 $V_P$ to 0,7 $V_P$ V
Voltage at pin 5	$V_{5-23}$	min.	0 V
<b>Currents</b>			
at pins 17, 20, 21, 24, 26, 27	$I_n$	max.	20 mA
at pin 5	$I_5$	max.	50 $\mu$ A
at pin 7	$\pm I_7$	max.	1 mA
Total power dissipation	$P_{tot}$	max.	1,5 W
Storage temperature range	$T_{stg}$		-25 to + 150 °C
Operating ambient temperature range	$T_{amb}$		0 to + 70 °C

## CHARACTERISTICS

 $V_P = V_{22-23} = 12 \text{ V}$ ;  $T_{\text{amb}} = 25 \text{ }^\circ\text{C}$ ; measured in Fig. 1; unless otherwise specified

parameter	symbol	min.	typ.	max.	unit
<b>Supply (pin 22)</b>					
Supply voltage range	$V_P = V_{22-23}$	9,6	—	13,2	V
Supply current	$I_P = I_{22}$	—	85	—	mA
<b>Sync separator (pin 4)</b>					
Colour composite video input voltage (note 1) (peak-to-peak value)	$V_{4-23(p-p)}$	—	1	—	V
Sync pulse amplitude (peak-to-peak value)	$V_{4-23(p-p)}$	0,1	0,3	0,6	V
Slicing level, relative to sync pulse amplitude		—	50	—	%
Output voltage (peak-to-peak value)	$V_{21-23(p-p)}$	10	—	—	V
Output current (peak-to-peak value)	$I_{21(p-p)}$	—	—	5	mA
Delay between signal at input pin 4 and sync pulse at output pin 21 (note 2)	$t_d$	—	0,4	—	$\mu\text{s}$
Adjustment of phase relationship (pin 12)		—	$\pm 1$	—	$\mu\text{s}$
<b>Phase detector</b>					
D.C. control voltages pin 10	$V_{10-23}$	—	3	—	V
pin 11	$V_{11-23}$	—	$V_{10-23}$	—	V
Catching range	$\Delta f$	—	$\pm 5$	—	%
Control sensitivity (note 3)		—	5,7	—	$\text{kHz}/\mu\text{s}$
<b>625 kHz oscillator</b>					
Output frequency with $C_{\text{osc}} = 120 \text{ pF}$ (pin 8); $R_{\text{osc}} = 6,8 \text{ k}\Omega$ (pin 9) at pin 7 (note 4)	$f_o$	575	625	675	kHz
Output sinewave ( $C_{7-23} = 330 \text{ pF}$ ) (peak-to-peak value)	$V_{7-23(p-p)}$	—	3,2	—	V
D.C. output voltage	$V_{7-23}$	—	6,0	—	V
2nd harmonic suppression	$\alpha_{2nd}$	35	—	—	dB
3rd harmonic suppression	$\alpha_{3rd}$	30	—	—	dB
<b>Horizontal coincidence detector</b>					
D.C. output voltage no coincidence; $I_{24} = 5 \text{ mA}$	$V_{24-23}$	—	—	2	V
coincidence	$V_{24-23}$	—	12	—	V

parameter	symbol	min.	typ.	max.	unit
<b>Vertical sync pulse (note 5)</b>					
Output voltage (peak-to-peak value)	$V_{27-23(p-p)}$	10	—	—	V
Output current (peak-to-peak value)	$I_{27(p-p)}$	—	—	4,5	mA
Duration of internally generated output pulse	$t_p$	—	160	—	$\mu s$
Delay between input signal at pin 4 and start of output pulse at pin 27	$t_d$	—	11	—	$\mu s$
Duration of the separated vertical sync pulse	$t_p$	—	260	—	$\mu s$
Delay between input signal at pin 4 and start of output pulse at pin 27	$t_d$	—	12	—	$\mu s$
<b>Field identification pulse (pin 26)</b>					
Output voltage					
1st field	$V_{26-23}$	10	—	—	V
2nd field	$V_{26-23}$	—	—	1	V
Output current (peak-to-peak value)	$I_{26(p-p)}$	—	—	4,5	mA
Duration of output pulse	$t_p$	—	20	—	ms
<b>Burst gate pulse (pin 17)</b>					
Amplitude of output pulse (peak-to-peak value)	$V_{17-23(p-p)}$	10	—	—	V
Output current (peak-to-peak value)	$I_{17(p-p)}$	—	—	5	mA
Duration of output pulse	$t_p$	—	4	—	$\mu s$
Delay between rising edge of horizontal sync pulse at pin 4 and rising edge of gate pulse at pin 17					
without external capacitor (pin 19)	$t_d$	—	5,1	—	$\mu s$
with external capacitor (pin 19)	$\Delta t_d / \Delta C$	—	3	—	ns/pF
<b>H/8 signal output (pin 20)</b>					
Amplitude of output pulse (peak-to-peak value)	$V_{20-23(p-p)}$	10	—	—	V
Output current (peak-to-peak value)	$I_{20(p-p)}$	—	—	5	mA
Duration of output pulse at $V_{15-23} = V_{16-23} > 5 V$	$t_p$	—	256	—	$\mu s$
Delay between rising edge of horizontal sync pulse at pin 4 and rising edge of H/8 at pin 20	$t_d$	—	—	2,5	$\mu s$
<b>H/8 signal correction (note 6)</b>					
input voltage for 'correction'	$V_{16-23}$	—	—	2	V
input voltage for 'no correction'	$V_{16-23}$	5	—	—	V
<b>H/8 signal inversion</b>					
input voltage for 'inversion'	$V_{15-23}$	—	—	2	V
input voltage for 'no inversion'	$V_{15-23}$	5	—	—	V





APPLICATION INFORMATION




Fig. 3 Application circuit diagram.



## CHROMINANCE SIGNAL/MIXER FOR VIDEO RECORDERS

### GENERAL DESCRIPTION

The TDA3710 is a monolithic integrated circuit for chrominance signal processing in video recorders.

### Features

- Automatic gain controlled preamplifier with record/playback selection
- Signal mixer with balancing stage for phase inversion of chrominance signal
- H/8-control for subcarrier phase inversion
- Amplifier with record/playback selected burst pre- and de-emphasis
- Output stage for the 625 kHz chrominance signal, with facility for being disabled by colour killer, record/playback mode switch and external track sensing circuit
- Amplitude detector with automatic gain control for the preamplifier
- 4,43 MHz voltage controlled oscillator (VCO) for recording and 4,43 MHz local oscillator for playback
- Phase discriminator controlled synchronization of the voltage controlled oscillator
- Subcarrier mixer, disabled for SECAM operation
- H/2 demodulator for the production of PAL identification and colour killing signals
- Flip-flop for PAL identification
- Burst pulse stage for the production of non-delayed (BK1) and delayed (BK2) keying pulses
- Colour killing stage with hysteresis and heterodyned H/2 signal
- Threshold voltage detector for SECAM operation or forced colour on/off
- Voltage stabilization with external reference voltage (5,6 V)
- Internal record/playback and PAL/SECAM selection.

### QUICK REFERENCE DATA

Supply voltage (pin 10)	$V_P = V_{10-16}$	typ.	10 V
Supply current (pin 10)	$I_P = I_{10}$	typ.	61 mA

### Inputs

Chrominance signal			
4,43 MHz for record (peak-to-peak value)	$V_{2-16(p-p)}$	typ.	200 mV
625 kHz for playback (peak-to-peak value)	$V_{1-16(p-p)}$	typ.	200 mV

### Outputs

Chrominance signal			
4,43 MHz (peak-to-peak value)	$V_{23-16(p-p)}$	typ.	470 mV
625 kHz (peak-to-peak value)	$V_{26-16(p-p)}$	typ.	2 V

### PACKAGE OUTLINE

28-lead DIL; plastic (SOT-117).




Fig. 1 Block diagram.

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage (pin 10)	$V_P = V_{10-16}$	max.	13,2 V
Voltage range at pins 1, 2, 5, 7, 8, 9, 17, 19, 20, 21, 22, 25 to pin 16 (ground)	$V_{n-16}$		0 to $V_P$ V
Voltage ranges at pins 3, 4*	$V_{3, 4-16}$		3 to 6 V
at pin 6*	$V_{6-16}$		0 to 5 V
at pin 11*	$V_{11-16}$		1,5 to 4 V
at pin 14*	$V_{14-16}$		0 to 3 V
at pin 15*	$V_{15-16}$		0 to 8 V
at pin 24	$V_{24-16}$		5 to $V_P$ V
Voltages at pin 13	$V_{13-16}$	max.	9 V
at pin 23	$V_{23-16}$	max.	7 V
Currents at pins 12, 18	$-I_{12,18}$	max.	2 mA
at pins 13, 26, 27	$-I_{13, 26, 27}$	max.	5 mA
at pin 23	$-I_{23}$	max.	3 mA
Total power dissipation	$P_{tot}$	max.	2 W
Storage temperature range	$T_{stg}$		-55 to +150 °C
Operating ambient temperature range	$T_{amb}$		0 to +70 °C

\* Measured with  $V_{9-16} = 5,6$  V and applied supply voltage.

## CHARACTERISTICS

$V_P = V_{10-16} = 10 \text{ V}$ ;  $V_{9-16} = 5,6 \text{ V}$ ;  $T_{\text{amb}} = 25 \text{ }^\circ\text{C}$ ; unless otherwise specified

parameter	symbol	min.	typ.	max.	unit
<b>Supply (pin 10)</b>					
Supply voltage	$V_P = V_{10-16}$	9,6	—	13,2	V
Supply current for playback and burst keying at -13, 18, 23, 26, 27 = 0	$I_P = I_{10}$	—	61	—	mA
at -13, 18, 23, 26, 27 = 0; $V_P = 12 \text{ V}$	$I_P = I_{10}$	—	62	—	mA
<b>A.G.C. preamplifier (pins 1 and 2)</b>					
Input voltage (f = 4,43 MHz) during record (peak-to-peak value)	$V_{2-16(p-p)}$	20	—	400	mV
Input voltage (f = 6,25 kHz) during playback (peak-to-peak value)	$V_{1-16(p-p)}$	30	—	400	mV
Input resistance	$R_{1, 2-16}$	6	—	—	k $\Omega$
Input capacitance	$C_{1, 2-16}$	—	—	5	pF
<b>625 kHz chrominance signal (pin 26)* (transposed on to 625 kHz signal)</b>					
Output voltage (peak-to-peak value)	$V_{26-16(p-p)}$	—	2	—	V
Burst pre-emphasis (gain)	$G_{26}$	—	6	—	dB
Signal suppression at output for f = 1,25 MHz	$\alpha_{26}$	—	35	—	dB
for f = 5,06 MHz (externally balanced via pins 3 and 4)	$\alpha_{26}$	—	40	—	dB
during colour killing (pin 25)	$\alpha_{26}$	40	—	—	dB
D.C. output voltage	$V_{26-16}$	—	6,7	—	V
Colour killing voltage	$V_{25-16}$	—	—	2	V
<b>4,43 MHz chrominance signal (pin 27)*</b>					
Output voltage during record (peak-to-peak value)	$V_{27-16(p-p)}$	—	1,15	—	V
during playback after signal mixing subcarrier (peak-to-peak value)	$V_{27-16(p-p)}$	—	—	3,1	V
Burst de-emphasis (gain)	$G_{27}$	—	-5	—	dB
Signal suppression at output for f = 5,06 MHz (externally balanced)	$\alpha_{27}$	—	40	—	dB
for f = 8,86 MHz	$\alpha_{27}$	—	30	—	dB
for f = 3,81 MHz	$\alpha_{27}$	—	38	—	dB
for f = 3,18 MHz	$\alpha_{27}$	—	30	—	dB
D.C. output voltage	$V_{27-16}$	—	7	—	V

\* The chrominance signal values hold for a 75% saturated colour bar signal.

parameter	symbol	min.	typ.	max.	unit
<b>4,43 MHz chrominance signal amplifier*</b>					
Burst input signal					
at pin 21 (peak-to-peak value)	V <sub>21-16(p-p)</sub>	—	190	—	mV
at pin 22 (peak-to-peak value)	V <sub>22-16(p-p)</sub>	—	190	—	mV
Input resistance					
at pin 21	R <sub>21-16</sub>	3,3	—	—	kΩ
at pin 22	R <sub>22-16</sub>	3,3	—	—	kΩ
Output voltage of the chrominance signal					
at pin 23 (peak-to-peak value)	V <sub>23-16(p-p)</sub>	—	470	—	mV
at pin 24 (peak-to-peak value)**	V <sub>24-16(p-p)</sub>	—	—	2	V
Signal suppression at output (pin 23) during colour killing					
	α <sub>23</sub>	35	—	—	dB
D.C. output voltage					
during colour-on	V <sub>23-16</sub>	—	2,4	—	V
during colour-off (killed)	V <sub>23-16</sub>	—	0,7	—	V
<b>Subcarrier-mixer</b>					
625 kHz input voltage; sinewave (peak-to-peak value)					
	V <sub>14-16(p-p)</sub>	220	—	—	mV
Input resistance					
	R <sub>14-16</sub>	1	—	—	kΩ
D.C. output voltage					
	V <sub>13-16</sub>	—	6,25	—	V
5,06 MHz output voltage <sup>▲</sup> selective (peak-to-peak value)					
	V <sub>13-16(p-p)</sub>	—	800	—	V
Signal suppression at output <sup>▲</sup>					
for f = 4,43 MHz	α <sub>13</sub>	20	—	—	dB
for f = 5,68 MHz	α <sub>13</sub>	30	—	—	dB
<b>Subcarrier amplifier and H/8 selector</b>					
5,06 MHz input voltage (peak-to-peak value)					
	V <sub>6-16(p-p)</sub>	250	—	—	mV
Input resistance					
	R <sub>6-16</sub>	1,9	—	—	kΩ
Input capacitance					
	C <sub>6-16</sub>	—	—	5	pF
Input voltage (pin 5)					
for H/8 selector ON	V <sub>5-16</sub>	1,6	—	—	V
for H/8 selector OFF	V <sub>5-16</sub>	—	—	0,8	V
Input resistance with V <sub>5-16</sub> > 1,6 V					
	R <sub>5-16</sub>	3	—	—	kΩ

\* Chrominance signal values hold for a 75% saturated colour bar signal.

\*\* Output voltage externally adjusted.

▲ Measured with a 0,3 V (peak-to-peak), 625 kHz input signal on pin 14 ( $-I_{13} = 1 \text{ mA}$ ).

## CHARACTERISTICS (continued)

parameter	symbol	min.	typ.	max.	unit
<b>4,43 MHz voltage controlled oscillator (VCO)</b>					
Input resistance	R <sub>11-16</sub>	—	430	—	Ω
Input capacitance	C <sub>11-16</sub>	—	—	10	pF
Output resistance	R <sub>12-16</sub>	—	—	220	Ω
PLL-controlled oscillator catching range	Δf	± 500	—	—	Hz
Phase difference between oscillator and burst signals for ± 400 Hz deviation of crystal frequency	φ	± 7	—	—	deg
<b>4,43 MHz local oscillator</b>					
Oscillator temperature coefficient*	TC	—	—	3	Hz/K
<b>Record/playback selector (pin 20)</b>					
Input voltage for record**	V <sub>20-16</sub>	—	—	4	V
Input current with V <sub>20-16</sub> = 4 V	I <sub>20</sub>	—	—	130	μA
Input voltage for playback	V <sub>20-16</sub>	8	—	—	V
Input current with V <sub>20-16</sub> = 8 V	I <sub>20</sub>	—	—	430	μA
Input resistance	R <sub>20-16</sub>	7	—	—	kΩ
<b>Colour on/off and SECAM selector</b>					
Input voltage (pin 19)					
for forced colour ON	V <sub>19-16</sub>	—	V <sub>9-16</sub>	—	V
for forced colour OFF	V <sub>19-16</sub>	—	—	0,5	V
for SECAM operation	V <sub>19-16</sub>	8,8	—	—	V
for PAL operation (normal)	V <sub>19-16</sub>	—	pin open	—	
Output voltage (pin 18) <sup>▲</sup>					
with colour ON	V <sub>18-16</sub>	5,9	—	—	V
with colour OFF	V <sub>18-16</sub>	—	—	1	V

\* Not considering the effects of external components.

\*\* Pin open: record.

▲ D.C. average heterodyned by 1,6 V (peak-to-peak) H/2 signal.



parameter	symbol	min.	typ.	max.	unit
<b>Voltage stabilizer (pin 9)</b>					
External reference voltage range	V <sub>9-16</sub>	5,4	—	5,8	V
Input current	-I <sub>9</sub>	—	—	0,12	mA
<b>Burst keying pulse (pin 17)</b>					
Threshold voltage for burst keying	V <sub>17-16</sub>	7,5	—	—	V
Input current	I <sub>17</sub>	—	—	5	μA
Delay time of BK2	t <sub>d</sub>	—	1,0	—	μs
<b>SECAM operation (with V<sub>19-16</sub> &gt; 8,8 V)</b>					
5,0 MHz subcarrier input signal (pin 6) with phase inversion internally switched OFF (peak-to-peak value)					
	V <sub>6-16(p-p)</sub>	250	—	—	mV
Chrominance signal output voltage* (peak-to-peak value)					
	V <sub>23-1(p-p)</sub>	—	370	—	mV
D.C. output voltage					
D. with subcarrier-mixer switched OFF	V <sub>13-16</sub>	—	3,5	—	V

\* Chrominance signal values hold for a 75% saturated colour bar signal.



# DEVELOPMENT DATA

This data sheet contains advance information and specifications are subject to change without notice.

TDA3720

## SECAM PROCESSOR FOR VIDEO RECORDERS

### GENERAL DESCRIPTION

The TDA3720 is a monolithic integrated circuit for SECAM signal processing in PAL/SECAM video recorders.

### Features

- Limiter amplifier
- Switch for choice of identification (horizontal or vertical)
- H/2 flip-flop and H/2 switch
- PAL/SECAM system timing
- PAL/SECAM switch
- 5 MHz voltage controlled oscillator (VCO) for record
- 5 MHz fixed oscillator for playback
- 1 : 8 divider stage to obtain 625 kHz signal
- Record/playback switch (REC/PB)

### QUICK REFERENCE DATA

---

Supply voltage (pin 10)	$V_P = V_{10-8}$	typ.	10 V
Supply current (pin 10)	$I_P = I_{10}$	typ.	35 mA
Chrominance input signal (peak-to-peak value)			
PAL (pin 5)	$V_{5-8(p-p)}$	max.	200 mV
SECAM (pin 9)	$V_{9-8(p-p)}$	max.	500 mV
Chrominance input signal for identification (peak-to-peak value)	$V_{4-8(p-p)}$	max.	1,8 V
Burst gating pulse	$V_{18-8}$	min.	5 V

---

### PACKAGE OUTLINE

18-lead DIL; plastic (SOT-102HE).



**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage range (pin 10)	$V_p = V_{10-8}$	max. 13,2 V
Voltage range at pins 2, 3, 4, 5, 6, 7, 9, 12, 13, 15, 16, 18 to pin 8 (ground)	$V_{n-8}$	0 to $V_p$ V
Currents		
at pins 1, 11, 14	$-I_{1, 11, 14}$	max. 5 mA
at pin 17	$\pm I_{17}$	max. 10 mA
Total power dissipation	$P_{tot}$	max. 570 mW
Storage temperature range	$T_{stg}$	-25 to + 150 °C
Operating ambient temperature range	$T_{amb}$	0 to + 70 °C

## CHARACTERISTICS

$V_P = V_{10-8} = 10\text{ V}$ ;  $T_{amb} = 25\text{ }^\circ\text{C}$ ; measured in Fig. 1; unless otherwise specified.

parameter	symbol	min.	typ.	max.	unit
<b>Supply (pin 10)</b>					
Supply voltage range	$V_P = V_{10-8}$	9,6	—	13,2	V
Supply current	$I_P = I_{10}$	—	35	—	mA
<b>Limiter amplifier</b>					
Chrominance input signal PAL (pin 5)					
input voltage (peak-to-peak value)	$V_{5-8(p-p)}$	—	—	200	mV
input resistance	$R_{5-8}$	8	—	—	k $\Omega$
input capacitance	$C_{5-8}$	—	—	5	pF
Chrominance input signal SECAM (pin 9)					
input voltage (peak-to-peak value)	$V_{9-8(p-p)}$	—	—	500	mV
input resistance	$R_{9-8}$	1,5	—	—	k $\Omega$
input capacitance	$C_{9-8}$	—	—	5	pF
level for start of limiting (peak-to-peak value)	$V_{9-8(p-p)}$	—	—	30	mV
Limited output signal (pin 11) (peak-to-peak value)	$V_{11-8(p-p)}$	—	200	—	mV
Gain (SECAM)	$G_{11-9}$	—	20	—	dB
Gain (PAL)	$G_{11-5}$	—	0	—	dB
D.C. output voltage					
emitter follower with a current source of 0,3 mA	$V_{11-8}$	—	3,2	—	V
<b>Voltage controlled oscillator</b>					
Output frequency (pin 14)					
with $C_{osc} = 56\text{ pF}$ (pin 12); $R_{osc} = 13\text{ k}\Omega$ (pin 13)	$f_o$	—	5	—	MHz
Output sine-wave					
(peak-to-peak value)	$V_{14-8(p-p)}$	—	0,7	—	V
D.C. output voltage					
PAL	$V_{14-8}$	—	3,5	—	V
SECAM	$V_{14-8}$	—	8	—	V
625 kHz input voltage					
(peak-to-peak value)	$V_{15-8(p-p)}$	—	300	—	mV
D.C. input voltage (pin 15)	$V_{15-8}$	—	5	—	V
Input resistance (pin 15)	$R_{15-8}$	10	—	—	k $\Omega$

parameter	symbol	min.	typ.	max.	unit
<b>Fixed oscillator</b>					
Output resistance (pin 17)	R <sub>17-8</sub>	—	—	30	Ω
<b>Identification</b>					
D.C. output voltage (SECAM)	V <sub>1-8</sub>	9,3	—	—	V
Capacitor charge for reaction time of 300 ms at V <sub>g-8</sub> = 10 mV	C <sub>2-8</sub>	0,1	—	2,0	μF
Chrominance input signal (pin 3) input voltage (peak-to-peak value)	V <sub>3-8(p-p)</sub>	—	—	1,8	V
input resistance	R <sub>3-8</sub>	12	—	—	kΩ
Chrominance input signal (pin 4) input voltage (peak-to-peak value)	V <sub>4-8(p-p)</sub>	—	—	1,8	V
input resistance	R <sub>4-8</sub>	12	—	—	kΩ
Horizontal identification at	V <sub>6-8</sub>	8	—	—	V
Vertical identification with capacitor C <sub>6-8</sub> and a delay of	t <sub>d</sub>	—	0,15	—	ms/nF
<b>Burst gating pulse (pin 18)</b>					
Voltage threshold level to activate stage	V <sub>18-8</sub>	5	—	—	V
to de-activate stage	V <sub>18-8</sub>	—	—	2,5	V
<b>System timing (pin 7)</b>					
Activate slope of the divider, negative going (derived at vertical pulse from pin 27 of TDA3701)					
Voltage of vertical pulse	V <sub>7-8</sub>	5	—	8	V
Voltage threshold level to activate stage	V <sub>7-8</sub>	—	—	2	V
to de-activate stage	V <sub>7-8</sub>	2,5	—	3,5	V
Input resistance	R <sub>7-8</sub>	30	—	—	kΩ

APPLICATION INFORMATION




Fig. 2 Application diagram.



# DEVELOPMENT DATA

This data sheet contains advance information and specifications are subject to change without notice.

# TDA3724

## SECAM IDENTIFICATION CIRCUIT

### GENERAL DESCRIPTION

The TDA3724 is a monolithic integrated circuit for SECAM (B,G) identification in PAL/SECAM video tape recorders.

### QUICK REFERENCE DATA

Supply voltage (pin 10)	$V_p = V_{10-8}$	typ.	10 V
Supply current (pin 10)	$I_p = I_{13}$	typ.	20 mA
Identification inputs	$V_{3-8}$ (p-p)	min.	0,22 V
Identification inputs	$V_{4-8}$ (p-p)	min.	0,22 V
Identification output current	$I_1$	min.	3 mA




Fig. 1 Block diagram.

### PACKAGE OUTLINE

18-lead DIL; plastic (SOT-102KE).

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage	$V_P = V_{10-8}$	max.	13,2 V
Voltage range at pins 3,4,18	$V_{n-8}$		0 - $V_P$
Voltage range at pin 2	$V_{2-8}$		0 - 1/2 $V_P$
Current at pin 1	$-I_1$		5 mA
Total power dissipation	$P_{tot}$		0,94 W
Storage temperature range	$T_{stg}$		-25 to +150 °C
Operating ambient temperature range	$T_{amb}$		0 to 70 °C

**CHARACTERISTICS** $V_P = 10$  V;  $T_{amb} = 25$  °C; measured in Fig. 1; unless otherwise specified.

parameter	symbol	min.	typ.	max.	unit
Supply at pin 10					
Supply voltage	$V_P = V_{10-8}$	9,6	10	13,2	V
Supply current at $V_P = 10$ V	$I_{10}$	—	16	21	mA
Supply current at $V_P = 13,2$ V	$I_{10}$	—	—	27	mA
Output voltage at pin 1 (open collector of pnp transistor) at SECAM mode	$V_{1-8}$	9,3	—	—	V
Output current pin 1 at SECAM mode	$-I_1$	3	—	—	mA
Output current pin 1 at NOT SECAM mode	$-I_1$	—	—	10	$\mu$ A
Charge capacitor for ident. integration	$C_{2-8}$	100	—	2000	nF
Identification inputs pin 3,4					
input voltage	$V_{3, 4-8 (p-p)}$	0,22	—	1,0	V
input resistance	$V_{3, 4-8}$	14	—	22	k $\Omega$
Sandcastle input pin 18					
input voltage for active discriminating stage	$V_{18-8}$	6,0	—	$V_P$	V

## FREQUENCY DEMODULATOR AND DROP OUT COMPENSATOR FOR VIDEO RECORDERS

### GENERAL DESCRIPTION

The TDA3730 is a monolithic integrated circuit for luminance processing in the playback path of video recorders. The device incorporates two signal channels, one for the main signal and one for the drop out signal.

### Features


- FM preamplifier
- Limiter in main and drop out channel
- Demodulator in main and drop out channel
- Drop out detector with Schmitt-trigger
- Electronic switches for FM and video signal controlled by drop out detector
- Linear and dynamic video de-emphasis
- D.C. reference stabilizer

### QUICK REFERENCE DATA

Supply voltage (pin 7 and pin 23)	$V_P = V_{7, 23-5, 25}$	typ.	10 V
Supply current (pin 7 + pin 23)	$I_P = I_7 + I_{23}$	typ.	40 mA
FM input signal (pin 17) (peak-to-peak value)	$V_{17-25(p-p)}$	typ.	100 mV
Video output signal (pin 26) (peak-to-peak value)	$V_{26-5(p-p)}$	typ.	2 V

### PACKAGE OUTLINE

28-lead DIL; plastic (SOT-117).



720/370

Fig. 1 Block diagram.

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage (pins 7 and 23)	$V_P = V_{7,23-5,25}$	max.	13,2 V
Voltage range at pins 1, 2, 3, 4, 5, 6, 10, 11, 12, 15, 16, 17, 18, 19, 20, 24, 26 to pin 5 and 25 (ground)	$V_{n-5,25}$		0 to $V_P$ V
Voltage at pins 8, 9, 13, 14, 21, 22 to pin 5 and 25 (ground)	$V_{n-5,25}$	max.	$V_P$ V
Voltage at pins 27, 28 to pin 5 and 25 (ground)	$V_{n-5,25}$	min.	0 V
Currents			
at pins 8, 9, 13, 14, 21, 22	$-I_n$	max.	3 mA
at pins 27 and 28	$I_n$	max.	3 mA
Total power dissipation	$P_{tot}$	max.	1,4 W
Storage temperature range	$T_{stg}$		-25 to +150 °C
Operating ambient temperature range	$T_{amb}$		0 to +70 °C




Fig. 2 Steepness of the main and drop out demodulator.

## CHARACTERISTICS

$V_P = V_7, 23-5, 25 = 10 \text{ V}$ ;  $T_{\text{amb}} = 25 \text{ }^\circ\text{C}$ ; measured in test circuit Fig. 3; unless otherwise specified

parameter	symbol	min.	typ.	max.	unit
<b>Supply (pin 7 and pin 23)</b>					
Supply voltage	$V_P = V_7, 23-5, 25$	9,6	10	13,2	V
Supply current	$I_{P1} = I_7$	—	23	—	mA
	$I_{P2} = I_{23}$	—	17	—	mA
<b>FM amplifier</b>					
Input voltage (pin 17) (peak-to-peak value)	$V_{17-25(p-p)}$	—	100	—	mV
Input resistance	$R_{17-25}$	10	—	—	k $\Omega$
Gain	$G_V$	—	20	—	dB
Bandwidth ( $R_G \leq 50 \Omega$ )	B	—	12	—	MHz
Output signal amplitude (pin 16) (peak-to-peak value)	$V_{16-25(p-p)}$	—	—	1,3	V
<b>Main limiter amplifier (pin 19)</b>					
FM input signal (peak-to-peak value)	$V_{19-25(p-p)}$	—	0,5	1	V
Input resistance	$R_{19-25}$	—	600	—	$\Omega$
Start of limiting (referred to pin 11) (peak-to-peak value)	$V_{19-25(p-p)}$	—	—	2,5	mV
<b>Drop out limiter amplifier (pin 10)</b>					
FM input signal (peak-to-peak value)	$V_{10-5(p-p)}$	—	—	0,8	V
Input resistance	$R_{10-5}$	—	1	—	k $\Omega$
Start of limiting (referred to pin 11) (peak-to-peak value)	$V_{10-5(p-p)}$	—	—	80	mV
<b>Main and drop out demodulators</b>					
Range of output voltages (pin 6 and pin 24) (peak-to-peak value)	$V_6, 24-5, 25(p-p)$	—	—	3,5	V
Linearity (bandwidth = 1 to 6 MHz)		-5	—	+5	%
Steepness (see Fig. 2)	S	—	0,25	—	mA/MHz
<b>FM switch (pin 11)</b>					
Output amplitude (peak-to-peak value)	$V_{11-5(p-p)}$	—	0,5	—	V
D.C. output voltage	$V_{11-5}$	—	8,4	—	V

parameter	symbol	min.	typ.	max.	unit
<b>Video switch (pin 4)</b>					
Input voltage (pin 2 and pin 3) (peak-to-peak value)	$V_{2, 3-5(p-p)}$	—	—	0,5	V
Input resistance (open base)	$R_{2, 3-5}$	20	—	—	$k\Omega$
Voltage gain	$G_v$	—	14	—	dB
D.C. output voltage at $V_{2, 3-5} = 9,5$ V	$V_{4-5}$	—	5,4	—	V
<b>De-emphasis amplifier (linear)</b>					
Video output signal (pin 28) (peak-to-peak value)	$V_{28-5(p-p)}$	—	—	3	V
Gain-bandwidth product	G.B.	30	—	—	MHz
D.C. output voltage	$V_{28-5}$	—	4,8	—	V
<b>Dynamic de-emphasis</b>					
Output signal (pin 26) (peak-to-peak value) at $V_{28-5(p-p)} = 1$ V; $f = 1$ MHz sine	$V_{26-5(p-p)}$	—	632	—	mV
D.C. output voltage	$V_{26-5}$	—	3,4	—	V
Output current (emitter follower)	-I <sub>26</sub>	—	—	5	mA
<b>Drop out detector and Schmitt-trigger</b>					
Input voltage for lower drop out threshold (pin 15) (peak-to-peak value)	$V_{15-5(p-p)}$	—	110	—	mV
Hysteresis of the Schmitt-trigger	V/V	—	1,5	—	dB
Input resistance	$R_{15-5}$	1,4	—	—	$k\Omega$
D.C. output voltage without drop out	$V_{12-5}$	—	—	2	V
D.C. output voltage with drop out	$V_{12-5}$	5	—	—	V
<b>OR-gate (internal)</b>					
Switching voltage threshold (pin 12) for signal flow from pin 2 to pin 4	$V_{12-5}$	—	—	1,5	V
for signal flow from pin 3 to pin 4	$V_{12-5}$	3	—	—	V

APPLICATION INFORMATION




Fig. 3 Application diagram; also used as test circuit.



# DEVELOPMENT DATA

This data sheet contains advance information and specifications are subject to change without notice.

TDA3740

## VIDEO PROCESSOR AND FREQUENCY MODULATOR FOR VIDEO RECORDERS

### GENERAL DESCRIPTION

The TDA3740 is a monolithic integrated circuit for video signal processing and frequency modulation in video recorders.

### Features

- Video controlled amplifier with clamping stage
- Fast and slow white amplitude detector
- Sync amplitude detector
- Black and white clip
- Insertion of sync and composite video signals
- Adder stage for composite video and chrominance signals
- Two-stage amplification for the composite video signal with dynamic (adjustable) and linear pre-emphasis
- White limiter
- Voltage controlled oscillator (frequency modulator)
- Blanking stage for the voltage controlled oscillator and limiter amplifier
- Reference voltage source

### QUICK REFERENCE DATA

---

Supply voltage (pin 18, 28)	$V_P = V_{18, 28-27}$	typ.	10 V
Supply current (pin 18, 28)	$I_P = I_{18, 28}$	typ.	58 mA
Composite video input signal (peak-to-peak value)	$V_{3-27(p-p)}$	typ.	350 mV
Composite colour video output signal (peak-to-peak value)	$V_{7-27(p-p)}$	typ.	2 V
Burst input signal (peak-to-peak value)	$V_{9-27(p-p)}$	typ.	160 mV
Output current (pin 22, 23)	$I_{22, 23}$	typ.	8,5 mA

---

### PACKAGE OUTLINE

28-lead DIL; plastic (SOT-117).




Fig. 1 Block diagram.

## RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage (pin 18, 28)	$V_P = V_{18, 28-27}$	max.	13,2 V
Currents			
at pins 3, 19, 20, 24	$I_{3, 19, 20, 24}$	max.	0,5 mA
at pins 5, 10	$I_{5, 10}$	max.	30 $\mu$ A
at pins 6, 12	$I_{6, 12}$	max.	100 $\mu$ A
at pins 7, 14, 15, 17	$-I_{7, 14, 15, 17}$	max.	5 mA
at pins 13, 16	$I_{13, 16}$	max.	8 $\mu$ A
at pin 21	$-I_{21}$	max.	20 mA
at pins 22, 23	$I_{22, 23}$	max.	20 mA
Total power dissipation	$P_{tot}$	max.	1,4 W
Storage temperature range	$T_{stg}$		-25 to +150 °C
Operating ambient temperature range	$T_{amb}$		0 to +70 °C

## CHARACTERISTICS

$V_P = V_{18-28} = 10 \text{ V}$ ;  $T_{\text{amb}} = 25 \text{ }^\circ\text{C}$ ; measured in test circuit Fig. 2; unless otherwise specified

parameter	symbol	min.	typ.	max.	unit
<b>Supply (pin 18, 28)</b>					
Supply voltage	$V_P = V_{18, 28-27}$	9,6	—	13,2	V
Supply current at record	$I_P = I_{18, 28}$	—	58	—	mA
at playback	$I_P = I_{28}$	—	28	—	mA
<b>Controlled amplifier</b>					
Composite video input signal (peak-to-peak value)	$V_{3-27(p-p)}$	0,20	0,35	0,62	V
Input resistance	$R_{3-27}$	10	—	—	k $\Omega$
Input capacitance	$C_{3-27}$	—	—	10	pF
Composite colour video output signal (peak-to-peak value)	$V_{7-27(p-p)}$	—	2	—	V
Frequency response (0 to 3 MHz)	$\alpha_{7-3}$	—	—	0,4	dB
<b>Sync recovering and insertion of composite video signal</b>					
Threshold voltage for sync recovering	$V_{6-27}$	3,0	3,5	4,0	V
Input resistance	$R_{6-27}$	100	—	—	k $\Omega$
Insertion of composite video signal blanking	$V_{5-27}$	—	1,4	—	V
insertion black level	$V_{5-27}$	—	3,15	—	V
insertion white level	$V_{5-27}$	—	3,85	—	V
Input resistance	$V_{5-27}$	100	—	—	k $\Omega$
Gain	$G_{7-5}$	—	5	—	dB
Frequency response (0 to 5 MHz)	$\alpha_{7-5}$	—	—	3	dB
<b>Clamping control</b>					
Duration of clamping pulse with $C_{2-27} = 100 \text{ nF}$ ; $C_{4-27} = 2,2 \text{ nF}$	$t_d$	—	3	—	$\mu\text{s}$
Duration of fast white control	$t_{fw}$	10	—	—	$\mu\text{s}$
Ratio of charging to discharging current of slow white control	$-I_1/I_1$	—	6,25	—	
of fast white control	$-I_{26}/I_{26}$	—	125	—	
during sync	$-I_1/I_1$	—	1	—	
<b>Chrominance signal adder and output stage</b>					
Burst input signal (peak-to-peak value)	$V_{9-27(p-p)}$	—	160	—	mV
Input resistance	$R_{9-27}$	4	—	—	k $\Omega$

parameter	symbol	min.	typ.	max.	unit
Gain	G7-9	—	8	—	dB
Output resistance	R7-27	—	—	30	$\Omega$
Frequency response (0 to 5 MHz)	$\alpha$ 7-9	—	—	1	dB
<b>Dynamic and linear pre-emphasis; white limiter</b>					
Output resistance (emitter follower with internal current source)	R12-27	—	—	30	$\Omega$
Gain-bandwidth product dynamic		30	—	—	MHz
linear		30	—	—	MHz
Output resistance	R14-27	—	—	30	$\Omega$
Gain adjustment range	G12-7	2,5	—	7,5	dB
Gain (R10-25 = 6,8 k $\Omega$ ; R10-27 = 3,3 k $\Omega$ )	G12-7	—	4,3	—	dB
Composite video output signal (peak-to-peak value)	V14-27(p-p)	—	—	3	V
Adjustment range (measured at pin 14, referred to luminance signal = 100%)		150	—	250	%
White level (R16-25 = 4,7 k $\Omega$ ; R16-27 = 2,49 k $\Omega$ )		—	180	—	%
<b>Frequency modulator</b>					
Modulation frequency range with C19-20 = 390 pF	f <sub>m</sub>	0,1	—	9	MHz
Output current (pin 22, 23) (peak-to-peak value)	I <sub>22,23</sub>	—	8,5	—	mA
Suppression of the 2nd harmonic referred to 1st harmonic	$\alpha$ <sub>harm</sub>	40	—	—	dB
AM suppression	$\alpha$ <sub>AM</sub>	40	—	—	dB
Suppression of crosstalk between luminance and FM part	$\alpha$ <sub>c</sub>	45	—	—	dB
Input voltage to switch FM off	V <sub>24-27</sub>	—	—	2	V
Input voltage to switch FM on	V <sub>24-27</sub>	3	—	—	V
Input resistance	R <sub>24-27</sub>	10	—	—	k $\Omega$
<b>Reference voltage source (pin 25)</b>					
Output current	$\pm$ I <sub>25</sub>	3	—	—	mA
Output voltage	V <sub>25-27</sub>	—	5,5	—	V

APPLICATION INFORMATION




Fig. 2 Application diagram; also used as test circuit.

REC = record.  
PB = playback.

# DEVELOPMENT DATA

This data sheet contains advance information and specifications are subject to change without notice.

TDA3755

## PAL/NTSC SYNCHRONIZATION PROCESSOR FOR VIDEO RECORDERS

### GENERAL DESCRIPTION

The TDA3755 is a monolithic integrated circuit for PAL/NTSC synchronization processing in VHS video recorders.

### Features

- Adaptive sync separator
- Internal vertical sync pulse integrator
- Composite sync and vertical pulse output
- Current controlled oscillator (CCO) with 320/321 times horizontal frequency
- Horizontal phase detector with current output
- Video identification and mute circuit
- Burst gating pulse output (externally adjustable phase relationship)
- Test-picture output
- Subcarrier frequency output switched in phase in accordance with VHS standard
- Fast phase correction of subcarrier frequency
- Selection input to force PAL or NTSC function
- Still picture input

### QUICK REFERENCE DATA

Supply voltage (pin 13)	$V_P = V_{13-15}$	typ.	10 V
Supply current (pin 13)	$I_P = I_{13}$	typ.	24 mA
<b>Sync separator</b>			
Sync pulse input voltage (peak-to-peak value)	$V_{3-15(p-p)}$	typ.	300 mV
Sync pulse output voltage (peak-to-peak value)	$V_{1-15(p-p)}$	min.	7,3 V
<b>Vertical sync pulse</b>			
Output voltage (peak-to-peak value)	$V_{18-15(p-p)}$	min.	2,2 V
<b>Phase detector</b>			
Catching range	$\Delta f$	min.	$\pm 3,0 \%$
<b>Oscillator</b>			
Oscillator frequency			
PAL	$f_{osc}$	typ.	5,02 MHz
NTSC	$f_{osc}$	typ.	5,04 MHz
Output frequency			
PAL	$f_o$	typ.	627 kHz
NTSC	$f_o$	typ.	629 kHz
Output sinewave (peak-to-peak value)	$V_{8-15(p-p)}$	typ.	3 V

### PACKAGE OUTLINE

18-lead DIL; plastic (SOT-102HE).




Fig. 1 Block diagram.



## RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage (pin 13)	$V_P = V_{13-15}$	max.	13,2 V
Voltage range at pins 2, 3, 4, 7, 9, 10, 11, 17 to pin 15 (ground)	$V_{n-15}$		0 to $V_P$ V
Voltage range at pin 12	$V_{12-15}$	min.	0 V
Voltage range at pin 6	$V_{6-15}$	max.	8 V
Currents			
at pins 1, 5, 8, 14, 16, 18	$\pm I_n$	max.	5 mA
at pin 6	$-I_6$	max.	1 mA
at pin 12	$I_{12}$	max.	2 mA
Total power dissipation	$P_{tot}$	max.	1 W
Storage temperature range	$T_{stg}$		-25 to + 150 °C
Operating ambient temperature range	$T_{amb}$		0 to + 70 °C

## CHARACTERISTICS

$V_p = 10\text{ V}$ ;  $T_{amb} = 25\text{ }^\circ\text{C}$ ; measured in Fig. 4; unless otherwise specified

parameter	symbol	min.	typ.	max.	unit
<b>Supply (pin 13)</b>					
Supply voltage range	$V_p = V_{13-15}$	9,6	—	13,2	V
Supply current	$I_p = I_{13}$	—	24	—	mA
<b>Sync separator (pin 3)</b>					
Colour composite video input voltage (note 1) (peak-to-peak value)	$V_{3-15(p-p)}$	—	1	—	V
Sync pulse amplitude (peak-to-peak value)	$V_{3-15(p-p)}$	75	—	600	mV
Slicing level, relative to sync pulse amplitude (note 2)		—	50	—	%
Sync generator resistance	$R_G$	—	—	1	k $\Omega$
Sync output voltage HIGH at $-I_1 = 1\text{ mA}$	$V_{1-15}$	7,8	—	—	V
Sync output voltage LOW at $I_1 = 1\text{ mA}$	$V_{1-15}$	—	—	0,5	V
Delay between signal at input pin 3 and sync pulse at output pin 1	$t_d$	—	0,45	—	$\mu\text{s}$
<b>Vertical sync pulse (pin 18; note 3)</b>					
Output voltage HIGH at $-I_{18} = 1\text{ mA}$	$V_{18-15}$	2,7	—	5,0	V
Output voltage LOW at $I_{18} = 1,6\text{ mA}$	$V_{18-15}$	—	—	0,5	V
Duration of HIGH state of internally generated output pulse	$t_p$	—	190	—	$\mu\text{s}$
Delay between leading edge of input signal at pin 3 and leading edge of output pulse at pin 18	$t_d$	32	—	64	$\mu\text{s}$
<b>Selection input (pin 4)</b>					
Input voltage for NTSC state	$V_{4-15}$	—	—	0,9	V
Input current at $V_{4-15} = 0\text{ V}$	$-I_4$	—	—	20	$\mu\text{A}$
Input voltage for PAL state pin 4 open circuit or	$V_{4-15}$	2	—	—	V

parameter	symbol	min.	typ.	max.	unit
<b>Test picture/mute/synthetic sync pulse</b>					
Test picture mode (note 4) if input voltage at pin 11	V <sub>11-15</sub>	4,8	—	—	V
Test picture threshold	V <sub>11-15</sub>	3,8	—	4,8	V
Output voltage at pin 16					
at test picture "black" or at mute	V <sub>16-15</sub>	—	2,75	—	V
at test picture "white"	V <sub>16-15</sub>	—	4,50	—	V
at "in sync condition"	V <sub>16-15</sub>	—	—	0,5	V
Input current (pin 11)	-I <sub>11</sub>	—	—	25	μA
<b>Oscillator/phase detector</b>					
Oscillator frequency (note 5)					
PAL	f <sub>osc</sub>	—	5,02	—	MHz
NTSC	f <sub>osc</sub>	—	5,04	—	MHz
Oscillator conversion gain	k <sub>o</sub>	—	16,13	—	MHz/mA
D.C. control voltage	V <sub>6-15</sub>	—	2,1	—	V
Input current for f = 5,016 MHz	-I <sub>16</sub>	—	310	—	μA
Holding range (note 6)	Δf	± 3,2	—	—	%
Catching range (note 6)	Δf	± 3,0	—	—	%
Control loop gain	k <sub>v</sub>	—	380 x 10 <sup>3</sup>	—	s <sup>-1</sup>
Output of lower subcarrier (note 7) (peak-to-peak value)	V <sub>8-15(p-p)</sub>	—	3	—	V
Output current	I <sub>8</sub>	—	—	2	mA
D.C. output voltage	V <sub>8-15</sub>	—	3,1	—	V
2nd harmonic suppression without switching	α <sub>2nd</sub>	20	—	—	dB
Switching position prior to centre of sync pulse (pin 3)	t <sub>s</sub>	—	2	—	μs
Output peak current of phase detector during sync pulse	± I <sub>5</sub>	—	3,78	—	mA
Output voltage range (note 8)	V <sub>5-15</sub>	1,4	—	2,8	V

## CHARACTERISTICS (continued)

parameter	symbol	min.	typ.	max.	unit
<b>Sandcastle pulse</b> (pin 14; note 9)					
Output voltage HIGH (note 10) at $-I_{14} = 1 \text{ mA}$	$V_{14-15}$	7,8	—	—	V
Output voltage INTERMEDIATE at $-I_{14} = 1 \text{ mA}$	$V_{14-15}$	2,3	3,0	3,7	V
Output voltage LOW at $I_{14} = 1 \text{ mA}$	$V_{14-15}$	—	—	0,5	V
Lower part is starting prior to the centre of sync pulse at pin 3 and ending with the upper part	$t_{14-3}$	—	2,6	—	$\mu\text{s}$
<b>Fast phase correction/head pulse</b>					
Threshold voltage for fast phase correction (note 11)	$V_{10-15}$	—	7,2	—	V
Input current	$-I_{10}$	—	—	20	$\mu\text{A}$
Threshold voltage of head pulse input (note 12)	$V_{9-15}$	—	1,4	—	V
Input current	$-I_9$	—	—	20	$\mu\text{A}$
D.C. input voltage	$V_{7-15}$	—	5,6	—	V
Input resistance	$R_{7-15}$	3	—	—	$\text{k}\Omega$
<b>Subcarrier phase switching</b> (note 13)					
Phase switching of subcarrier phase in accordance with head pulse if	$V_{7-15}$	—	5,6	—	V
LOW state of still picture input	$V_{7-15}$	—	—	0,5	V
Continuous phase switching regardless of head pulse if	$V_{7-15}$	—	$V_p$	—	V

Notes to characteristics

1. The sync separator input signal is shown in Fig. 2.





Fig. 2 Colour composite video input signal at pin 3.

DEVELOPMENT DATA

2. The black level and the slicing level are detected internally and stored in capacitors at pin 2 and pin 3 respectively.
3. The vertical sync pulse output is disabled by mute.
4. In test picture mode the synthetic sync pulse is fed to output pin 1 and the vertical pulse consists of an uninterrupted block pulse of 192  $\mu$ s triggering at every transition of head pulse (HP) at pin 9. The timing of test picture and synthetic sync pulse is shown in Fig. 3.



Where: The value of  $t_1$  is dependent upon adjustment of the burst gating pulse delay.  
Time  $t_2$  is the burst gating pulse duration.

Fig. 3 Timing of test picture and synthetic sync pulse.

5. Oscillator adjustment during test picture mode made only, at  $V_{11-15} > 4,8 V$  and  $V_{7-15} = 0 V$ ; measurement is  $f_{osc}/8$  at output pin 8.
6. The holding range and catching range are both determined by the resistor connected between pin 5 and pin 6.
7. The phase of the lower subcarrier is switched in accordance with the VHS standard. PNP emitter follower, internal resistive load of 10 k $\Omega$  (typ.) to  $V_p$ .
8. The output voltage at pin 5 is disabled during test picture mode.

**Notes to characteristics (continued)**

9. The burst gating pulse is superimposed on an uninterrupted horizontal pulse. It is suppressed 16 times starting with every transition of the head pulse at pin 9. If a vertical pulse is detected during that time the burst gating pulses are additionally suppressed until line 12 and line 324 respectively. In any event the number of suppressed burst gating pulses is even.
10. The timing of the upper part of the sandcastle pulse is determined by the components connected to pin 12 (Fig. 4) and is independent of supply voltage variations.
11. The fast phase correction pulses have to be in the burst gating reference pulse. For any HIGH to LOW transitions of the correction pulse the phase is corrected by  $-90^\circ$  if the head pulse input is LOW and by  $+90^\circ$  if the head pulse input is HIGH.
12. If the head pulse input is below threshold the  $40,125 \times$  horizontal frequency is retarded by  $90^\circ$  at every horizontal sync pulse interval.
13. Subcarrier phase switching is detailed in Table 1.  
Subcarrier is  $40,000 \times f_H$  for NTSC state and  $40,125 \times f_H$  for PAL state.

**Table 1** Subcarrier phase switching

still picture input	PAL		NTSC	
	HP = HIGH	HP = LOW	HP = HIGH	HP = LOW
HIGH	$-90^\circ$	$-90^\circ$	$-90^\circ$	$-90^\circ$
not connected	$0^\circ$	$-90^\circ$	$+90^\circ$	$-90^\circ$
LOW	$0^\circ$	$0^\circ$	$+90^\circ$	$+90^\circ$

DEVELOPMENT DATA

APPLICATION INFORMATION




Fig. 4 Application circuit diagram.





## PAL CHROMINANCE SIGNAL PROCESSOR FOR VIDEO RECORDERS

### GENERAL DESCRIPTION

The TDA3760 is a monolithic integrated circuit for chrominance signal processing in video recorders.

### Features

- Automatic gain controlled pre-amplifier with record/playback selection
- Signal mixer with balancing stage
- Output stage for the 627 kHz chrominance signal, with facility for being disabled by colour killer and record/playback mode switch
- Amplitude detector with automatic gain control for the preamplifier
- 4,43 MHz voltage controlled oscillator (VCO) for recording and playback
- 4,43 MHz fixed oscillator for playback
- Phase detector controlled synchronization of the VCO
- Subcarrier mixer
- H/2 demodulator for the production of PAL identification and colour killing signals
- Flip-flop for PAL identification
- Sandcastle pulse processing
- Colour killing stage with hysteresis
- Internal record/playback selection
- Second phase detector for fast phase correction of sub-carrier

### QUICK REFERENCE DATA

Supply voltage (pin 9)	$V_P = V_{9-15}$	typ.	10 V
Supply current (pin 9)	$I_P = I_g$	typ.	45 mA

### Inputs

Chrominance signal			
4,43 MHz for record (peak-to-peak value)	$V_{2-15(p-p)}$	typ.	200 mV
627 kHz for playback (peak-to-peak value)	$V_{1-15(p-p)}$	typ.	200 mV

### Outputs

Chrominance signal			
4,43 MHz (peak-to-peak value)	$V_{24-15(p-p)}$	typ.	490 mV
627 kHz (peak-to-peak value)	$V_{26-15(p-p)}$	typ.	2 V

### PACKAGE OUTLINE

28-lead DIL; plastic (SOT-117).




Fig. 1 Block diagram.

- BK = burst key pulse
- BL = blanking pulse
- FFC = flip-flop correction
- FPC = fast phase correction
- REC = record
- PB = playback
- CK = colour killer

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage (pin 9)	$V_P = V_{9-15}$	max.	13,2 V
Voltage range at pins 1, 2, 5, 7, 8, 9, 16, 17, 18, 19, 20, 21, 22, 23 to pin 15 (ground)	$V_{n-15}$		0 to $V_P$ V
Voltage ranges at pins 3, 4, 28*	$V_{3, 4, 28-15}$		3 to 6 V
at pin 6, 25*	$V_{6, 25-15}$		0 to 5 V
at pin 10*	$V_{10-15}$		1,5 to 4 V
at pin 13*	$V_{13-15}$		0 to 3 V
at pin 14*	$V_{14-15}$		0 to 8 V
Voltages at pin 12	$V_{12-15}$	max.	$V_P$ V
at pin 24	$V_{24-15}$	max.	7 V
Currents at pins 11, 18	$-I_{11, 18}$	max.	2 mA
at pins 12, 26, 27	$-I_{12, 26, 27}$	max.	5 mA
at pin 24	$-I_{24}$	max.	3 mA
Total power dissipation	$P_{tot}$	max.	1,4 W
Storage temperature range	$T_{stg}$		-25 to +150 °C
Operating ambient temperature range	$T_{amb}$		0 to +70 °C

\* Measured with  $V_{8-15} = 5,6$  V

## CHARACTERISTICS

$V_P = V_{9-15} = 10\text{ V}$ ;  $V_{8-15} = 5,6\text{ V}$ ;  $T_{\text{amb}} = 25\text{ }^\circ\text{C}$ ; burst key duration  $4\text{ }\mu\text{s}$ ; unless otherwise specified

parameter	symbol	min.	typ.	max.	unit
<b>Supply (pin 9)</b>					
Supply voltage	$V_P = V_{9-15}$	9,6	—	13,2	V
Supply current for playback and burst keying at $-I_{12, 18, 24, 26, 27} = 0$	$I_P = I_9$	—	45	—	mA
at $-I_{12, 18, 24, 26, 27} = 0$ ; $V_P = 12\text{ V}$	$I_P = I_9$	—	46	—	mA
<b>A.G.C. preamplifier (pins 1 and 2)</b>					
Input voltage* ( $f = 4,43\text{ MHz}$ ) during record (peak-to-peak value)	$V_{2-15(p-p)}$	20	—	400	mV
Input voltage* ( $f = 627\text{ kHz}$ ) during playback (peak-to-peak value)	$V_{1-15(p-p)}$	30	—	400	mV
Input resistance	$R_{1, 2-15}$	7	—	—	k $\Omega$
Input capacitance	$C_{1, 2-15}$	—	—	5	pF
<b>627 kHz chrominance signal (pin 26)*</b> (transposed on to 627 kHz signal)					
Output voltage (peak-to-peak value)	$V_{26-15(p-p)}$	—	2	—	V
Signal suppression at output for $f = 1,25\text{ MHz}$	$\alpha_{26}$	—	35	—	dB
for $f = 5,06\text{ MHz}$ (externally balanced via pins 3 and 4)	$\alpha_{26}$	—	40	—	dB
during colour killing (pin 25)	$\alpha_{26}$	40	—	—	dB
D.C. output voltage	$V_{26-15}$	—	6,7	—	V
<b>4,43 MHz chrominance signal (pin 27)*</b>					
Output voltage during record (peak-to-peak value)	$V_{27-15(p-p)}$	—	1,15	—	V
during playback after signal mixing (peak-to-peak value)	$V_{27-15(p-p)}$	—	—	3,1	V
Signal suppression at output for $f = 5,06\text{ MHz}$ (externally balanced)	$\alpha_{27}$	—	40	—	dB
for $f = 8,86\text{ MHz}$	$\alpha_{27}$	—	30	—	dB
for $f = 3,81\text{ MHz}$	$\alpha_{27}$	—	38	—	dB
for $f = 3,18\text{ MHz}$	$\alpha_{27}$	—	30	—	dB
D.C. output voltage	$V_{27-15}$	—	7	—	V

\* The chrominance signal values hold for a 75% saturated colour bar signal.

parameter	signal	min.	typ.	max.	unit
<b>4,43 MHz chrominance signal amplifier*</b>					
Burst input signal					
at pin 22 (peak-to-peak value)	V <sub>22-15(p-p)</sub>	—	225	—	mV
at pin 23 (peak-to-peak value)	V <sub>23-15(p-p)</sub>	—	225	—	mV
Input resistance					
at pin 22	R <sub>22-15</sub>	6	—	—	k $\Omega$
at pin 23	R <sub>23-15</sub>	6	—	—	k $\Omega$
Output voltage of the chrominance signal					
at pin 24 (peak-to-peak value)	V <sub>24-15(p-p)</sub>	—	490	—	mV
Signal suppression at output (pin 24)					
during colour killing	$\alpha_{24}$	35	—	—	dB
D.C. output voltage					
during colour-on	V <sub>24-15</sub>	—	2,4	—	V
during colour-off (killed)	V <sub>24-15</sub>	—	0,7	—	V
<b>Subcarrier mixer</b>					
627 kHz input voltage; sine-wave					
(peak-to-peak value)	V <sub>13-15(p-p)</sub>	220	—	—	mV
Input resistance	R <sub>13-15</sub>	1	—	—	k $\Omega$
D.C. output voltage	V <sub>12-15</sub>	—	7,9	—	V
5,06 MHz output voltage selective**					
(peak-to-peak value)	V <sub>12-15(p-p)</sub>	—	800	—	mV
Signal suppression at output**					
for f = 4,43 MHz	$\alpha_{12}$	20	—	—	dB
for f = 5,68 MHz	$\alpha_{12}$	30	—	—	dB
<b>Subcarrier input</b>					
5,06 MHz input voltage (peak-to-peak value)	V <sub>6-15(p-p)</sub>	250	—	—	mV
Input resistance	R <sub>6-15</sub>	1,9	—	—	k $\Omega$
Input capacitance	C <sub>6-15</sub>	—	—	5	pF

\* Chrominance signal values hold for a 75% saturated colour bar signal.

\*\* Measured with a 0,32 V (peak-to-peak), 627 kHz input signal on pin 13 ( $-I_{12} = 1$  mA).

## CHARACTERISTICS (continued)

parameter	symbol	min.	typ.	max.	unit
<b>4,43 MHz voltage controlled oscillator (VCO)</b>					
Input resistance	$R_{10-15}$	—	430	—	$\Omega$
Input capacitance	$C_{10-15}$	—	—	10	$\mu\text{F}$
Output resistance	$R_{11-15}$	—	—	200	$\Omega$
PLL-controlled oscillator catching range	$\Delta f$	$\pm 500$	—	—	Hz
Phase difference between oscillator and burst signal for $\pm 400$ Hz deviation of crystal frequency	$\varphi$	$\pm 7$	—	—	deg
<b>4,43 MHz fixed oscillator</b>					
Oscillator temperature coefficient*	TC	—	—	-3	Hz/K
<b>Record/playback selector (pin 21)</b>					
Input voltage for record**	$V_{21-15}$	—	—	4	V
Input current with $V_{21-15} = 4$ V	$I_{21}$	—	—	130	$\mu\text{A}$
Input voltage for playback	$V_{21-15}$	8	—	—	V
Input current with $V_{21-15} = 8$ V	$I_{21}$	—	—	430	$\mu\text{A}$
Input resistance	$R_{21-15}$	7	—	—	$\text{k}\Omega$
<b>Colour (on/off) killer delay</b>					
Delay for chrominance signal OFF at $\Delta V = 1$ V; $C = 1 \mu\text{F}$ ; PNP emitter follower with internal current of 0,1 mA	$t_d$	—	10	—	ms
Input voltage (pin 18) for forced colour ON	$V_{18-15}$	—	—	4	V
for forced colour OFF	$V_{18-15}$	5,5	—	9	V
<b>Voltage stabilizer (pin 8)</b>					
Range of external reference voltage	$V_{8-15}$	5,3	—	5,8	V
Input current	$-I_8$	—	—	120	$\mu\text{A}$


\* Not considering the effects of external components.

\*\* Pin open: record.

parameter	symbol	min.	typ.	max.	unit
<b>Sandcastle pulse input (pin 16)</b>					
Input voltage for burst keying	V <sub>16-15</sub>	7,1	—	—	V
Input current	I <sub>16</sub>	—	—	5	μA
Delay time of BK	t <sub>d</sub>	—	0,55	—	μs
Input voltage for triggering of flip-flop	V <sub>16-15</sub>	2	—	—	V
<b>Fast phase correction</b>					
Input voltage* (peak-to-peak value)	V <sub>19-15(p-p)</sub>	200	—	400	mV
Input resistance	R <sub>19-15</sub>	3,3	—	—	kΩ
Output voltage					
<i>without correction</i>					
below phase differences of ± 50°					
at I <sub>20</sub> < ± 20 μA and V <sub>17-15</sub> < 6,5 V	V <sub>20-15</sub>	—	—	5,2	V
<i>with correction</i>					
above phase differences of ± 65°					
at I <sub>20</sub> < ± 20 μA and V <sub>17-15</sub> > 7,1 V	V <sub>20-15</sub>	9	—	—	V
Output resistance	R <sub>20-15</sub>	—	35	—	kΩ

\* Phase difference between output pin 14 and input pin 19 should be φ = 90°.

APPLICATION INFORMATION



REC = record  
 PB = playback  
 FPC = fast phase correction  
 FFC = flip-flop correction

Fig. 2 Application diagram.



## VIDEO PROCESSOR FOR VIDEO RECORDERS

### GENERAL DESCRIPTION

The TDA3771 is a monolithic integrated circuit for video signal processing in video recorders. It incorporates the following features:

#### Features

- 3 channel input selector
- 4 dB preamplifier
- A.G.C. amplifier:
  - during record: controlled to sync pulse level and peak white level
  - during playback: controlled to sync pulse level
- Gated clamping control stage
- Regeneration of the sync pulse
- Adder stage for the luminance signal (with reinserted sync pulse) and chrominance signal
- Emitter follower output stage for the luminance signal (composite video)
- Two emitter follower output stages for the composite colour video signal.

### QUICK REFERENCE DATA

Supply voltage (pin 14)	$V_P = V_{14-11}$	typ.	12 V
Supply current (pin 14)	$I_P = I_{14}$	typ.	60 mA
<b>Preamplifier</b>			
Composite colour video input signals (peak-to-peak value)	$V_{2,3,4-11(p-p)}$	typ.	1 V
Gain:	$G_{18-2,3,4}$	typ.	4 dB
<b>A.G.C. amplifier</b>			
Composite video signal (peak-to-peak value)	$V_{12-11(p-p)}$	typ.	$0,4 V \pm 6$ dB
Composite video output signal (controlled) (peak-to-peak value)	$V_{6-11(p-p)}$	typ.	4 V
<b>Adder stage</b>			
Chrominance input voltage (peak-to-peak value)	$V_{16-11(p-p)}$	typ.	0,3 V
Gain	$G_{15,17-16}$	typ.	12 dB
Composite colour video output signals (peak-to-peak value)			
negative going	$V_{15-11(p-p)}$	typ.	2 V
positive going	$V_{17-11(p-p)}$	typ.	2 V

### PACKAGE OUTLINE

18-lead DIL; plastic (SOT-102CS).




Fig. 1 Block diagram.

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage range (pin 14)	$V_P = V_{14-11}$	0 to 13,2 V
Voltage range at pins 1, 5, 9, 10, 12, 16 to pin 11 (ground)	$V_{n-11}$	0 to $V_P$ V
Voltage ranges at pins 2, 3, 4	$V_{2,3,4-11}$	0 to 0,8 $V_P$ V
at pins 7, 8	$V_{7,8-11}$	0,7 $V_P$ to $V_P$ V
at pin 13	$V_{13-11}$	0,25 $V_P$ to $V_P$ V
Currents		
at pins 6, 15, 17	$I_{6,15,17}$	max. 10 mA
at pin 18	$I_{18}$	max. 20 mA
Total power dissipation	$P_{tot}$	max. 1 W
Storage temperature range	$T_{stg}$	-25 to +150 °C
Operating ambient temperature range	$T_{amb}$	0 to +70 °C

## CHARACTERISTICS

$V_p = V_{14-11} = 12 \text{ V}$ ; trigger pulse on pin 10 with a width of  $4 \mu\text{s}$ ;  $T_{\text{amb}} = 25 \text{ }^\circ\text{C}$ ; measured in test circuit Fig. 2; unless otherwise specified

parameter	symbol	min.	typ.	max.	unit
<b>Supply (pin 14)</b>					
Supply voltage	$V_p = V_{14-11}$	9,6	—	13,2	V
Supply current	$I_p = I_{14}$	—	60	—	mA
<b>Input channel selector</b>					
Input resistance	$R_{1-11}$	—	7,5	—	$\text{k}\Omega$
Internal bias voltage	$V_{1-11}$	—	6	—	V
Selector switching voltages on pin 1-11					
to select input pin 4	$V_{1-11}$	—	—	2	V
to select input pin 3	$V_{1-11}$	4	—	8	V
to select input pin 2	$V_{1-11}$	10	—	—	V
<b>Preamplifier</b>					
Composite colour video input signals (peak-to-peak value)					
Input resistance	$R_{2,3,4-11}$	—	10	—	$\text{k}\Omega$
Input capacitance	$C_{2,3,4-11}$	—	10	—	pF
Gain	$G_{18-2,3,4}$	—	4	—	dB
D.C. output voltage					
during record	$V_{18-11}$	—	—	5,8	V
during playback	$V_{18-11}$	—	1	—	V
Frequency response (0 to 3 MHz)	$\alpha_{18-2,3,4}$	—	—	1	dB
Signal suppression at output (pin 18)					
with no input selected	$\alpha_{18}$	43	—	—	dB
during playback	$\alpha_{18}$	50	—	—	dB
<b>A.G.C. amplifier</b>					
Input voltage (composite video signal) (peak-to-peak value)					
Input resistance	$R_{12-11}$	—	10	—	$\text{k}\Omega$
Input capacitance	$C_{12-11}$	—	10	—	pF
Frequency response (0 to 3 MHz)	$\alpha_{15,17-12}$	—	1	—	dB
<b>Peak-white and sync-pulse level detectors</b>					
Capacitor currents					
charging current on pin 8	$-I_8$	—	15	—	mA
discharging current on pin 8	$I_8$	—	0,8	—	$\mu\text{A}$
charging current on pin 7	$-I_7$	—	0,3	—	mA
discharging current on pin 7	$I_7$	—	0,3	—	mA

parameter	symbol	min.	typ.	max.	unit
<b>Gated clamping control and sync pulse regeneration</b>					
Threshold voltage for clamping control ON $V_{9-11} = 0 \text{ V}$	$V_{10-11}$	7	—	—	V
Input current	$-I_{10}$	—	—	50	$\mu\text{A}$
Threshold voltage for active sync pulse generation and clamping control OFF	$V_{9-11}$	6	—	—	V
Input current	$-I_9$	—	—	50	$\mu\text{A}$
Charging current	$-I_{13}$	—	0,3	—	mA
Discharging current	$I_{13}$	—	0,3	—	mA
Black level voltage	$V_{6-11}$	—	5,5	—	V
Sync pulse cut-off level	$V_{6-11}$	—	5,2	—	V
Controlled output signal (peak-to-peak value)	$V_{6-11(p-p)}$	—	4,0	—	V
<b>Record/playback selector</b>					
Input voltage for playback	$V_{5-11}$	7	—	—	V
for record	$V_{5-11}$	—	—	5	V
Input current	$-I_5$	—	—	50	$\mu\text{A}$
<b>Chrominance signal adder and output stage</b>					
Input voltage (peak-to-peak value)	$V_{16-11(p-p)}$	—	0,3	—	V
Gain	$G_{15,17-16}$	—	12	—	dB
Input resistance	$R_{16-11}$	—	10	—	$\text{k}\Omega$
Input capacitance	$C_{16-11}$	—	10	—	pF
Output signal (peak-to-peak values)					
composite colour video signal: negative	$V_{15-11(p-p)}$	—	2	—	V
composite colour video signal: positive	$V_{17-11(p-p)}$	—	2	—	V
2nd harmonic suppression	$\alpha_{17}$	40	—	—	dB
Black level					
composite colour video signal: negative	$V_{15-11}$	—	9,3	—	V
composite colour video signal: positive	$V_{17-11}$	—	3,7	—	V
Signal suppression during record and with input pin 2 selected	$\alpha_{15}$	40	—	—	dB
D.C. voltage during record and with input pin 2 selected	$V_{15-11}$	—	12	—	V
Output resistance during record and with input pin 2 selected	$R_{15-11}$	—	30	—	$\text{k}\Omega$

APPLICATION INFORMATION




Fig. 2 Application diagram; also used as test circuit.

## FREQUENCY MODULATOR FOR VIDEO RECORDERS

### GENERAL DESCRIPTION

The TDA3780 is a monolithic integrated circuit for frequency modulation in video recorders.

#### Features

- Voltage clamping control stage
- Two-stage amplification of the luminance signal with dynamic (adjustable) and linear pre-emphasis
- Adjustable white limiter
- Voltage controlled oscillator (VCO)
- Limiting stage with facility to disconnect from output stage
- Blanking pulse for VCO and output stage

### QUICK REFERENCE DATA

Supply voltage (pin 1)	$V_P = V_{1-18}$	typ. 12 V
Supply current (pin 1)	$I_P = I_1$	typ. 52 mA
<b>Clamping stage and pre-emphasis (dynamic) amplifier</b>		
Luminance input signal (pin 2) (peak-to-peak value)	$V_{2-18(p-p)}$	typ. 2,0 V
Output voltage (pin 4)	$V_{4-18}$	2,5 to 8,0 V
<b>Pre-emphasis (linear) amplifier stage</b>		
Output voltage (pin 7)	$V_{7-18}$	2,5 to 8,0 V
<b>Oscillator</b>		
Output frequency	$f_{osc}$	typ. 3,3 MHz
<b>Output stage</b>		
D.C. output voltage	$V_{17-18}$	typ. 6,0 V
FM signal output voltage (peak-to-peak value)	$V_{17-18(p-p)}$	typ. 4,2 V

### PACKAGE OUTLINE

18-lead DIL; plastic (SOT-102CS).




Fig. 1 Block diagram.



**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage (pin 1)	$V_P = V_{1-18}$	max.	13,2 V
Voltage range at pins 2, 3, 4, 5, 6, 7, 9, 10, 13, 14, 15, 16, 17 to pin 18 (ground)	$V_{n-18}$		0 to $V_P$ V
Voltage at pin 8	$V_{8-18}$	max.	10 V
Currents at pins 11 and 12	$\pm I_{11, 12}$	max.	5 mA
Total power dissipation	$P_{tot}$	max.	920 mW
Storage temperature range	$T_{stg}$		-25 to + 150 °C
Operating ambient temperature range	$T_{amb}$		0 to + 70 °C

**CHARACTERISTICS**

$V_P = V_{1-18} = 12$  V; balancing the 2nd harmonic to the minimum level;  $T_{amb} = 25$  °C; measured in test circuit Fig. 1; unless otherwise specified

parameter	symbol	min.	typ.	max.	unit
<b>Supply (pin 1)</b>					
Supply voltage	$V_P = V_{1-18}$	9,6	12	13,2	V
Supply current	$I_P = I_1$	—	52	—	mA
Reference voltage	$V_{8-18}$	—	4	—	V
<b>Clamping stage and pre-emphasis (dynamic) amplifier</b>					
Luminance input signal (pin 2) (peak-to-peak value)	$V_{2-18(p-p)}$	—	2	—	V
Input impedance at $V_{2-18} < V_{8-18}$ ; $-I_2 = 1$ mA	$ Z_{2-18} $	—	25	—	$\Omega$
Input current at $V_{2-18} > V_{8-18}$	$I_2$	—	2	—	$\mu A$
Input bias current	$I_3$	—	1	—	$\mu A$
Clamping voltage for the input signal clamped at top sync	$V_{2-18}$	—	4	—	V
Gain-bandwidth product		30	—	—	MHz
Output voltage (pin 4)	$V_{4-18}$	2,5	—	8	V
Start of gain reduction (adjustable at pin 5)	$V_{4-3}$	100	—	—	mV

## CHARACTERISTICS (continued)

parameter	symbol	min.	typ.	max.	unit
<b>Pre-emphasis (linear) amplifier</b>					
Input bias current	$I_6$	—	—	1	$\mu\text{A}$
Gain-bandwidth product		—	30	—	MHz
Output voltage (pin 7)	$V_{7-18}$	2,5	—	8	V
<b>White limiter (pin 10)</b>					
Limitation					
at $I_g = 0$	$V_{10-18}$	7,5	—	—	V
at $I_g = 0,5 \text{ mA}$	$V_{10-18}$	—	4	—	V
<b>Voltage controlled oscillator (VCO)</b>					
Output frequency					
with $C_{osc} = 100 \text{ pF}$ (pin 11-12); $R_{osc} = 3,8 \text{ k}\Omega$ (pin 15)	$f_{osc}$	3,04	3,30	3,56	MHz
Oscillator steepness	$f_{osc}/\Delta V_{10-18}$	—	1,5	—	MHz/V
<b>FM output signal switching stage</b>					
Input voltage to switch FM off	$V_{16-18}$	—	—	4	V
Input voltage to switch FM on	$V_{16-18}$	6	—	—	V
Output voltage suppression with FM switched off	$\alpha_o$	50	—	—	dB
<b>Output stage (pin 17)</b>					
D.C. output voltage	$V_{17-18}$	—	6	—	V
FM signal output voltage (peak-to-peak value)	$V_{17-18(p-p)}$	—	4,2	—	V
Suppression of the 2nd harmonic					
$V$ (1st harmonic)					
$V$ (2nd harmonic)	$\alpha_{harm}$	40	—	—	dB
AM suppression	$\alpha_{AM}$	40	—	—	dB
Crosstalk between output and input	$\frac{V_{17-18}}{V_{2-18}}$	40	—	—	dB

## BAND SELECTOR AND WINDOW DETECTOR

### GENERAL DESCRIPTION

The TDA3791 is a monolithic integrated circuit intended for application in search-tuning systems for video recorders. It is designed to select one out of four tuners, each representing a particular band. Band selection tuning is indicated by a variable voltage  $V_{AFC}$ .

### Features


- Voltage window detector
- Band switch selector
- 4 short-circuit protected band switches
- Muting circuit
- Delay circuit
- Short-circuit protection circuit
- Power-on reset

### QUICK REFERENCE DATA

Supply voltage (pin 8)	$V_P = V_{8-16}$	typ.	12 V
Supply current (pin 8)	$I_P = I_8$		
unloaded band switches ON		typ.	25 mA
all band switches OFF		typ.	12 mA
Power dissipation	$P_{tot}$	max.	1,8 W
Storage temperature range	$T_{stg}$		-65 to +150 °C
Operating ambient temperature range	$T_{amb}$		0 to 70 °C

### PACKAGE OUTLINE

16-lead DIL; plastic with internal heat spreader (SOT-38WE-2).



$$(1) R = \frac{10 \text{ V}}{30 \text{ mA}} \quad (2) R = \frac{5 \text{ V}}{2 \text{ mA}}$$

Fig. 1 Block diagram.

**FUNCTIONAL DESCRIPTION****Voltage window detector** (see Table 1)

The voltage window is dependent upon two inputs;  $V_{WM}$  (pin 2) and  $1/2V_{WW}$  (pin 1), which represent the centre of the window and the (window width)/2 respectively.

The voltage window range is from  $V_{WM} - 1/2V_{WW}$  to  $V_{WM} + 1/2V_{WW}$ . A variable input voltage  $V_{AFC IN}$  (pin 15) is compared with these window edges.

**Table 1** Truth table; window detector

inputs	outputs	
	V <sub>12-16</sub>	V <sub>13-16</sub>
$V_{AFC IN} = V_{15-16}; V_{WM} = V_{2-16}; V_{WW} = V_{1-16}$		
$V_{AFC IN} < V_{WM} - 1/2V_{WW}$	HIGH	LOW
$V_{WM} - 1/2V_{WW} < V_{AFC IN} < V_{WM} + 1/2V_{WW}$	HIGH	HIGH
$V_{AFC IN} > V_{WM} + 1/2V_{WW}$	LOW	HIGH

Where: V<sub>12-16</sub> = tuning too low (TTL); V<sub>13-16</sub> = tuning too high (TTH).

During transitions of the outputs (V<sub>12-16</sub> and V<sub>13-16</sub>), a hysteresis value of approximately 20 mV is applied at the window edges.

**Band-switch selector** (see Table 2)

Selection of the band switches is determined by the input voltage levels of MSB (pin 4) and LSB (pin 5).

- If MSB or LSB > 4 V, the input is HIGH
- If MSB or LSB < 0,8 V, the input is LOW.

The band switches are selected as confirmed by Table 2.

**Table 2** Truth table; band switch selector

MSB (V <sub>4-16</sub> )	LSB (V <sub>5-16</sub> )	switch	HIGH output
HIGH	HIGH	I	V <sub>10-16</sub>
HIGH	LOW	II	V <sub>9-16</sub>
LOW	HIGH	III	V <sub>7-16</sub>
LOW	LOW	IV	V <sub>6-16</sub>

**Short-circuit protected band switches**

A selected band switch has a minimum output voltage of  $V_p - 0,3 V$  provided the current is not more than 30 mA (I<sub>10</sub>, I<sub>9</sub>, I<sub>7</sub>, I<sub>6</sub>). If the output voltage at pins 10, 9, 7 or 6 is less than 9 V a short-circuit condition exists, and the output current will not be more than 70 mA. In this event the band switch is switched off, after an externally determined delay.

**Muting**

The muting circuit is active when a selected band switch is switched off. Both outputs TTL (pin 12) and TTH (pin 13) will then be LOW.

## FUNCTIONAL DESCRIPTION (continued)

## Delay circuit

After selection of a band switch, it will be in a conducting state. If after selection and a delay, the output voltage has not reached 9 V, the band is switched off. This delay is determined by an external capacitor on output SW<sub>DE</sub> (pin 3).

## Short-circuit protection

The short-circuit protection of each switch is provided by a flip-flop. If the condition of a band switch  $V_O < 9$  V is detected, its flip-flop will be set and the band switch is switched off.

In the event of an incidental short-circuit to a band switch output, the band switch can be reset by applying 0 V to the power-on reset input (pin 11) or 0 V to the switch delay output SW<sub>DE</sub> (pin 3).

## Power-on reset

Before the voltage supply reaches 9,6 V, the short-circuit protection flip-flops are reset to enable the selection of a band switch.

The power-on reset circuit also supplies the voltage level for short-circuit detection.

## RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage (pin 8)	$V_P = V_{8-16}$	max.	13,2 V
Total power dissipation	$P_{tot}$	see Fig. 2	
Storage temperature range	$T_{stg}$	-65 to +150 °C	
Operating ambient temperature range	$T_{amb}$	0 to +70 °C	




Fig. 2 Power derating curve.

## CHARACTERISTICS

$V_P = V_{8-16} = 12\text{ V}$ ;  $T_{\text{amb}} = 25\text{ }^\circ\text{C}$ ; measured in Fig. 1; unless otherwise specified

parameter	symbol	min.	typ.	max.	unit
<b>Supply</b>					
Supply voltage (pin 8)	$V_P = V_{8-16}$	10	12	13,2	V
Supply current (pin 8)					
unloaded band switches ON	$I_P = I_8$	18	25	33	mA
all band switches OFF	$I_P = I_8$	9	12	16	mA
<b>Voltage range</b>					
$1/2V_{WW}$ (pin 1)	$V_{1-16}$	0,1	—	4,5	V
$V_{WM}$ (pin 2)	$V_{2-16}$	1,8	—	10,5	V
$V_{WM} + 1/2V_{WW}$ at $V_{8-16} = 1,4\text{ V}$	$V_{2-16} \pm V_{1-16}$	1,7	—	10,6	V
$V_{AFC\ IN}$ (pin 15)	$V_{15-16}$	0,5	—	11,5	V
<b>Input current</b>					
$1/2V_{WW}$ (pin 1)	$-I_1$	—	—	2	$\mu\text{A}$
$V_{WM}$ (pin 2)	$I_2$	—	—	0,2	$\mu\text{A}$
$V_{AFC\ IN}$ (pin 15)	$I_{15}$	—	0,2	0,4	$\mu\text{A}$
Hysteresis voltage $V_{AFC}^*$	$\Delta V_{15-16}$	—	20	50	mV
Delta current at $V_{AFC\ IN}^*$	$\Delta I_{15}$	—	—	25	nA
Temperature coefficient $I_{AFC\ IN}$	$TC(I_{15})$	—	-0,42	—	nA/ $^\circ\text{C}$
Temperature coefficient $I_{WM}$	$TC(I_2)$	—	-0,27	—	nA/ $^\circ\text{C}$
<b>Deviation of applied voltage (pin 1)</b>					
at $V_{1-16} = 100\text{ mV}$	$\Delta V_{1-16}$	-35	—	+35	mV
at $V_{1-16} = 4,6\text{ V}$	$\Delta V_{1-16}$	-180	—	+180	mV
<b>Input current (pin 4)</b>					
at $MSB < 0,8\text{ V}$	$I_4$	—	—	0,1	$\mu\text{A}$
at $MSB > 4\text{ V}$	$I_4$	—	—	1,0	$\mu\text{A}$
<b>Input current (pin 5)</b>					
at $LSB > 4\text{ V}$	$I_5$	—	—	1,0	$\mu\text{A}$
at $LSB < 0,8\text{ V}$	$I_5$	—	—	0,1	$\mu\text{A}$
<b>Voltage level (pin 4)</b>					
at $MSB\ HIGH$	$V_{4-16}$	4	—	—	V
at $MSB\ LOW$	$V_{4-16}$	—	—	0,8	V
<b>Voltage level (pin 5)</b>					
at $LSB\ HIGH$	$V_{5-16}$	4	—	—	V
at $LSB\ LOW$	$V_{5-16}$	—	—	0,8	V
<b>Short-circuit current of band switches</b>					
I, II, III, IV (pins 10, 9, 7, 6)	$-I_{10, 9, 7, 6}$	33	50	75	mA
<b>Voltage drop of band switches</b>					
I, II, III, IV (pins 10, 9, 7, 6)					
at $I_{O(\text{max})} = 30\text{ mA}$ ; $V_P = 10\text{ V}$	$V_{10, 9, 7, 6-16}$	—	—	0,3	V

\* During switching of outputs  $V_{12-16}$  and/or  $V_{13-16}$ .

## CHARACTERISTICS (continued)

parameter	symbol	min.	typ.	max.	unit
Voltage level short-circuit detection at 0,75Vp	V <sub>10, 9, 7, 6-16</sub>	8,5	9,0	9,5	V
Output voltage (pin 13) TTH at I <sub>13</sub> = 2 mA (LOW)	V <sub>13-16</sub>	—	—	0,3	V
Output voltage (pin 12) TTL at I <sub>12</sub> = 2 mA (LOW)	V <sub>12-16</sub>	—	—	0,3	V
Leakage current (pin 13) TTH at V <sub>13-16</sub> = 13,2 V	I <sub>13</sub>	—	—	10	μA
Leakage current (pin 12) TTH at V <sub>12-16</sub> = 13,2 V	I <sub>12</sub>	—	—	10	μA
Output current (pin 3) SW <sub>DE</sub> at V <sub>3-16</sub> = 6 V	-I <sub>3</sub>	5	12	20	μA
Maximum value of delay capacitor	C <sub>3</sub>	—	—	40	nF
Maximum delay time at ± C <sub>3</sub> (nF)/(I <sub>3</sub> /10) ms	t <sub>d</sub>	—	—	50	ms
Power-on-reset voltage	V <sub>8-16</sub>	6	—	9,6	V
Leakage current unswitched band switches at V <sub>10, 9, 7, 6-16</sub> = -12 V	I <sub>10, 9, 7, 6</sub>	—	—	2	μA



## STEREO/DUAL TV SOUND PROCESSING CIRCUITS

### GENERAL DESCRIPTION

The TDA3800G; GS are stereo/dual TV sound decoder circuits for processing an a.f. and a sound i.f. signal in TV and VCR equipment, using active filters in selective frequency processing.

In deviation of our standard terms and conditions of sale the supply of the TDA3800 (ABS) does not imply any patent indemnity whatsoever with respect to the stereo-tone patent rights of I.G.R. Germany.

### Features

- Signal processing of one a.f. signal and one i.f. signal
- 2nd i.f. limiter/amplifier and FM demodulator (5,742 MHz) for the second sound channel
- Pilot carrier processing with digital identification, hysteresis and short switching times
- De-matrixing of the signals for the two audio channels
- De-emphasis
- Two dual channel, independently controllable a.f. outputs
- Low-resistance a.f. outputs (short-circuit protected); can be used for headphone
- Standardized switched output for controlling external audio/video equipment
- Signal path control by an identification bit (also in audio/video mode)
- LED indication of selected mode (also in audio/video mode)
- Possibility to apply a.f. signals from external equipment via the de-emphasis inputs (audio/video mode)
- Mode selection of stereo/mono or sound I/sound II
  - TDA3800G dynamic selection with internal storage
  - TDA3800GS static selection


### QUICK REFERENCE DATA

Supply voltage (pin 20)	$V_P = V_{20-15}$	typ.	12 V
2nd sound i.f. input voltage for start of limiting (r.m.s. value)	$V_{i(rms)}$	typ.	50 $\mu$ V
Pilot carrier amplifier control range	$\Delta G_V$	min.	20 dB
A.F. input voltage (r.m.s. value)	$V_{i(rms)}$	typ.	1 V
A.F. demodulator output voltage (r.m.s. value)	$V_{o(rms)}$	typ.	0,6 V
LED output current	$I_{LED}$	typ.	15 mA
Signal-to-noise ratio of the a.f. signal switches	S/N	typ.	80 dB
Crosstalk in stereo mode	$\alpha_S$	min.	40 dB
Crosstalk in dual sound mode	$\alpha_{DS}$	min.	60 dB

### PACKAGE OUTLINES

28-lead DIL; plastic (SOT-117).

TDA3800G  
TDA3800GS



7291243

Fig. 1 TDA3800G block diagram and test circuit in accordance with Fig. 3.

- (1) De-emphasis 3.9 nF.
- (2) TDA3800G application using active filters.

**Coil data**

L1 and L2: TOKO 7 k;  
Q = 25, f<sub>0</sub> = 5,74 MHz.




Fig. 2 TDA3800GS block diagram and test circuit in accordance with Fig. 3.

- (1) De-emphasis: 3,9 nF.
- (2) TDA3800GS application using active filters.

**Coil data**

L1 and L2: TOKO 7 k;  
Q = 25, f<sub>0</sub> = 5,74 MHz.




Fig. 3 External filter circuit for the identification frequencies 117,5 Hz and 247,1 Hz.




Fig. 4 TDA3800GS internal circuit for the control input leads 11, 12 and 13.




Fig. 5 IF2 filter selection.

## RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage (pin 20)	$V_P = V_{20-15}$	max.	14 V
Voltage			
at pins 1; 9; 10; 16 and 25	$V_{n-15}$	max.	$V_P$
at pins 11; 12 and 13*	$V_{11;12;13-15}$	max.	$V_P$
Current			
at pins 11; 12 and 13**	$I_{11;12;13}$	max.	1 mA
at pin 21	short-circuit protected		
Total power dissipation	$P_{tot}$	max.	1,5 W
Storage temperature range	$T_{stg}$	-25 to +150 °C	
Operating ambient temperature range	$T_{amb}$	0 to +70 °C	

\* TDA3800GS only.

\*\* TDA3800G only.

**CHARACTERISTICS**

$V_P = 12\text{ V}$ ;  $T_{amb} = 25^\circ\text{C}$ ; measured in Fig. 1/Fig. 2 with a 1 kHz signal.  $V_{1-15(rms)} = 0,5\text{ V}$ , an i.f. signal  $V_{28-15(rms)} = 5\text{ mV}$  (VC/2SC = 20 dB,  $\Delta f = \pm 50\text{ kHz}$ ,  $f_m = 400\text{ Hz}$ ) and with adjusted de-matrix circuit; i.f. filter selection at input pin 28 as in Fig. 5; unless otherwise specified.

parameter	symbol	min.	typ.	max.	unit
<b>Supply (pin 20)</b>					
Supply voltage range	$V_P = V_{20-15}$	10,8	12	13,2	V
Supply current (without LED current; mono)	$I_P = I_{20}$	40	—	87	mA
<b>FM limiter/amplifier and demodulator</b>					
Start of limiting	$V_{28-15(rms)}$	—	—	60	$\mu\text{V}$
Input resistance	$R_{28-15}$	—	40	—	$\text{k}\Omega$
Input capacitance (Fig. 5)	$C_{28-15}$	—	4,5	—	pF
AM suppression at $V_i = 0,5\text{ mV}$ ; $\Delta f = \pm 30\text{ kHz}$	$\alpha_{AMS}$	50	—	—	dB
<b>Pilot carrier processing</b>					
D.C. input voltage	$V_{18-15}$	—	7,2	—	V
D.C. voltage (reference via tuning coil)	$V_{22-15}$	—	6,0	—	V
AM demodulator output voltage	$V_{19-15}$	—	7,3	—	V
Controlled pilot carrier output voltage (peak-to-peak value)	$V_{22-21(p-p)}$	—	250	—	mV
Output resistance	$R_{22-15}$	50	—	—	$\text{k}\Omega$
<b>Identification frequency evaluation</b>					
No identification signal (lower threshold)	$V_{14-15}$	—	—	2	V
Identification signal (upper threshold)	$V_{14-15}$	4	—	—	V
Stereo transmission	$V_{17-15}$	—	—	2	V
Dual sound transmission	$V_{17-15}$	4	—	—	V
<b>De-matrixing</b>					
Output voltages	$V_{2;3;4-15}$	—	5,3	—	V
De-emphasis output resistances	$R_{2;3;4-15}$	—	12	—	$\text{k}\Omega$
A.F. output signal of 2nd i.f. (r.m.s. value)	$V_{2-15(rms)}$	—	0,6	—	V
Attenuation of the demodulator output signal AF2 at audio/video mode	$\alpha_{AF2}$	75	—	—	dB
Distortion of the AF2 signal $V_{02-15}$	$d_{tot}$	—	0,4	—	%

parameter	symbol	min.	typ.	max.	unit
<b>AF1 input</b>					
D.C. input voltage	V <sub>1-15</sub>	—	6	—	V
Input resistance	R <sub>1-15</sub>	—	14	—	kΩ
Maximum input signal (r.m.s. value)	V <sub>1-15(rms)</sub>	—	2	—	V
<b>A.F. signal switches</b>					
D.C. output voltages	V <sub>5;6;7;8-15</sub>	—	5,3	—	V
Output resistances	R <sub>5;6;7;8-15</sub>	—	200	—	Ω*
Maximum a.f. output signals (r.m.s. value)					
for V <sub>AFI</sub> (rms)	V <sub>5;6-15(rms)</sub>	—	2	—	V
for V <sub>AFII</sub> (rms)	V <sub>7;8-15(rms)</sub>	—	2	—	V
Total distortion when applying a signal at V <sub>2;3;4-15(rms)</sub> = 0,5 V	d <sub>tot</sub>	—	—	0,1	%
Signal plus noise-to-noise ratio	S + S/N	—	80	—	dB
Crosstalk attenuation					
in stereo mode (f = 1 kHz at pin 2)	α <sub>S</sub>	40	—	—	dB
in dual sound mode (f = 20 Hz to 20 kHz)	α <sub>DS</sub>	60	—	—	dB
<b>Audio/video switch</b>					
Audio/video switch voltage					
for playback (HIGH)	V <sub>16-15</sub>	7	—	V <sub>p</sub>	V
for recording (LOW)	V <sub>16-15</sub>	0	—	2,5	V
Audio/video identification bit (TDA3800G)					
for stereo mode (LOW)	V <sub>13-15</sub>	0	—	0,2	V
for dual sound mode (HIGH)					
at V <sub>13-15</sub> ≈ 0,7 V	I <sub>13</sub>	—	0	—	mA
Audio/video switch voltage (TDA3800GS)					
(stereo/dual sound)					
for stereo mode (LOW)	V <sub>13-15</sub>	—	—	0,8	V
for dual sound mode (HIGH)	V <sub>13-15</sub>	2,4	—	—	V
<b>Mode selection switches for outputs I and II</b>					
Active LOW (TDA3800G)					
input voltage LOW	V <sub>11;12-15</sub>	0	—	0,2	V
switch open condition					
at V <sub>11;12-15</sub> ≈ 0,7 V	I <sub>11;12</sub>	—	0	—	mA
Pulse duration	t <sub>p</sub>	1	—	—	μs

\* Connection of high-impedance headphones is possible.

CHARACTERISTICS (continued)

parameter	symbol	min.	typ.	max.	unit
Switching voltage (TDA3800GS)					
Mono transmission both equals I and II mono					
Dual sound transmission					
switching voltage to pin 11 (pin 12 not affected)					
a.f. output II sound I and a.f. output I sound II	V <sub>11-15</sub>	—	—	0,8	V
a.f. output I sound I and a.f. output II and II	V <sub>11-15</sub>	2,4	—	—	V
Stereo transmission					
switching voltage to pin 12 (pin 11 not affected)					
a.f. outputs I and II mono	V <sub>12-15</sub>	—	—	0,8	V
a.f. outputs I and II stereo	V <sub>12-15</sub>	2,4	—	—	V
<b>Mode indication (pins 9 and 10; see also Table 1)</b>					
Only the mode for output I is indicated					
Maximum output current	I <sub>9,10</sub>	—	15	—	mA
<b>Voltage stabilizer (pin 21)</b>					
Output voltage	V <sub>21-15</sub>	—	6	—	V
Maximum d.c. output current short-circuit protected	± I <sub>21</sub>	—	0,5	—	mA

Notes to the characteristics (TDA3800G only)

- Serial commands for stereo/mono or sound I/sound II selection are determined by the identification bit of the transmission.
- The pushbuttons at pins 11 and 12 are assigned to the a.f. outputs I and II respectively.
- When a transmitter changes its identification from dual sound to stereo and then back to dual sound again, the last selected dual sound signal is available automatically because of the internal storage of the choice. This is also applicable for mono/stereo selection.
- Power-on reset: when applying the supply voltage, the stereo or the AF1 signal appears at both outputs I and II depending on the type of transmission.

Table 1 Mode indication possibilities

LED 1	LED 2	selected reception mode
OFF	OFF	mono at mono or stereo transmission
ON	ON	stereo at stereo transmission
OFF	ON	AF1 signal at dual sound transmission
ON	OFF	AF2 signal at dual sound transmission



# DEVELOPMENT DATA

This data sheet contains advance information and specifications are subject to change without notice.

TDA3803A

## STEREO/DUAL TV SOUND DECODER CIRCUIT

### GENERAL DESCRIPTION

The TDA3803A is a stereo/dual TV sound decoder circuit with static switching for processing two a.f. signals in TV and VCR equipment. The LOW/HIGH static switching signals control the a.f. output selector. Two operational amplifiers perform bandpass filtering of the identification signals.

### Features


- Amplification of the two a.f. input signals by integrated operational amplifiers
- Low distortion stereo de-matrix
- All operational amplifiers offset compensated
- De-emphasis with operational amplifiers, preferably applied to the output terminals
- Two output ports each with two channels for headphones and loudspeakers
- Dual sound information at one port, each port individually switchable from sound I to sound II and sound II to sound I
- Mute function; while mute is active, it is possible to connect an external mono a.f. input signal to pin 10 appearing at pins 20 to 23.
- Identification without additional signals (horizontal etc.)

### QUICK REFERENCE DATA

Supply voltage (pin 13)	$V_P = V_{13-12}$	typ.	12 V
Supply current (pin 13)	$I_P = I_{13}$	typ.	28 mA
Pilot carrier amplifier gain control range	$\Delta G_V$	>	40 dB
A.F. input signals; at $G_V = 0$ dB (r.m.s. value)	$V_{i(max)}$	=	1 V
LED output current	$I_{LED}$	typ.	12 mA
Weighted signal-to-noise ratio of the a.f. signal switches (CCIR468/2)	S/N	$\geq$	60 dB
Crosstalk in stereo mode	$\alpha_S$	>	40 dB
Crosstalk in dual sound mode	$\alpha_{DS}$	>	60 dB

### PACKAGE OUTLINE

28-lead DIL; plastic (SOT-117).



729127/5.2

Fig. 1 TDA3803A block diagram.

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage (pin 13)	$V_P = V_{13-12}$	max.	14 V
Voltages with respect to pin 12 (ground) pins 25; 27 and 28	$V_{25;27;28-12}$	max.	$V_P$
Voltages pin 1 to pin 10	$V_{n-12}$	max.	$V_P$
pin 14 to pin 19	$V_{n-12}$	max.	$V_P$
Currents pin 11	$I_{11}$	max.	3 mA
pins 20; 21; 22; 23	$I_{20;21;22;23}$	max.	10 mA
pin 28	$-I_{28}$	max.	3 mA
Total power dissipation	$P_{tot}$	max.	1,5 W
Storage temperature range	$T_{stg}$		-25 to +125 °C
Operating ambient temperature range	$T_{amb}$		0 to +70 °C

## CHARACTERISTICS

$V_P = 12\text{ V}$ ;  $T_{amb} = 25\text{ }^\circ\text{C}$ ; overall voltage gain  $|g_{af}| = 1$ ; ( $R_S = R_R$ ); measured in Fig. 2 with a 1 kHz signal. A.F. input AF2 = AF1 = 0,5 V, pilot carrier input signal  $V_{2-12(rms)} = 16\text{ mV}$ ,  $m = 0,5$  and with adjusted de-matrix circuit; unless otherwise specified

parameter	symbol	min.	typ.	max.	unit
<b>Supply (pin 13)</b>					
Supply voltage range	$V_P = V_{13-12}$	10,8	12	13,2	V
Supply current (without LED current)	$I_P = I_{13}$	—	28	35	mA
Reference voltage (pin 11)	$V_{ref}$	—	6	—	V
Input resistance (dynamic)	$R_{11-12}$	—	4	—	k $\Omega$
<b>A.F. part</b>					
Amplification	$ G_{af} $	-40	—	18	dB
Input signal at $ G_{af}  = 1$	$V_{AF1} = V_{AF2}$	—	—	1	V
Mono a.f. input signal (pin 10)*					
Input signal	$V_{10-12}$	—	—	2	V
D.C. input voltage level	$V_{10-12}$	—	6	—	V
Input resistance	$R_{10-12}$	—	16	—	k $\Omega$
Stereo mode					
a.f. output port I					
pin 22: right					
pin 23: left					
a.f. output port II					
pin 20: right					
pin 21: left					
Output signal (THD $\leq 0,5\%$ )					
port I ( $V_{23-12} = V_{22-12}$ )	$V_{oI}$	—	—	2	V
port II ( $V_{21-12} = V_{20-12}$ )	$V_{oII}$	—	—	2	V
Weighted signal-to-noise ratio of the a.f. signal switches (in accordance with CCIR468/2)					
	S+W/W		65	—	dB
Unweighted signal-to-noise					
	S+N/N	60	—	—	dB
Total harmonic distortion ( $V_{20; 21; 22; 23-12} = 0,5\text{ V}$ ; $ g_{af}  = 1$ )					
	THD	—	0,05	—	%
Crosstalk attenuation (selective)					
stereo mode ( $f_1 = 1\text{ kHz}$ ; $f_2 = 400\text{ Hz}$ )					
	$\alpha_S$	40	—	—	dB
dual sound mode ( $f = 250\text{ Hz to }12,5\text{ kHz}$ )					
	$\alpha_{DS}$	60	—	—	dB

\* An input signal at pin 10 appears at pins 20 to 23 if the mute input (pin 18) is activated ( $V_{18-12} \geq 2\text{ V}$ ).

parameter	symbol	min.	typ.	max.	unit
D.C. input voltage level at pins 25 and 27	$V_{25;27-12}$	—	6	—	V
D.C. output voltage level at pins 20; 21; 22 and 23	$V_{n-12}$	—	6	—	V
Output resistance at pins 20; 21; 22 and 23	$V_{n-12}$	—	200	—	$\Omega$
<b>Identification part</b>					
Pilot carrier amplifier input signal (pin 2)	$V_{2-12}$	5	—	—	mV
gain control range	$\Delta G_V$	40	—	—	dB
controlled output signal (pin 1) (peak-to-peak value)	$V_{1-12(p-p)}$	—	300	—	mV
Input resistance (pin 2)	$R_{2-12}$	—	60	—	$k\Omega$
Output resistance (pin 1)	$R_{1-12}$	1	—	—	$M\Omega$
D.C. input voltage level (pin 2) applied externally (see Fig. 2)	$V_{2-12}$	—	6	—	V
D.C. output voltage level (pin 28) without gain control	$V_{28-12}$	—	6	—	V
with gain control	$V_{28-12}$	—	7,9	—	V
Identification signal (pin 28) (peak-to-peak value)	$V_{28-12(p-p)}$	—	2,0	—	V
Filter operational amplifiers open loop gain	$G_{oFT}$	78	—	—	dB
Identification frequency evaluation					
No identification signal (lower threshold)	$V_{4-12}$	—	—	2,5	V
Identification signal (upper threshold)	$V_{4-12}$	4,7	—	—	V
Stereo transmission (lower threshold)	$V_{9-12}$	—	—	2,5	V
Dual sound transmission (upper threshold)	$V_{9-12}$	4,7	—	—	V
<b>Control logic part</b>					
Mute input voltage (pin 18) mute OFF	$V_{18-12}$	—	—	0,8	V
mute ON (see the remarks to pin 10)	$V_{18-12}$	2	—	—	V
Switching stereo/mono and sound I/sound II					
Stereo transmission switching voltage to pin 19 (pin 17 and 16 not affected)					
output ports I and II mono	$V_{19-12}$	—	—	0,8	V
output ports I and II stereo	$V_{19-12}$	2	—	—	V

## CHARACTERISTICS (continued)

parameter	symbol	min.	typ.	max.	unit
<b>Control logic part (continued)</b>					
Mono transmission both output ports I and II mono					
Dual sound transmission					
switching voltage to pin 16 (pin 19 and 17 not affected)					
output port II sound I	$V_{16-12}$	2	—	—	V
output port II sound II	$V_{16-12}$	—	—	0,8	V
switching voltage to pin 17 (pin 16 and 19 not affected)					
output port I sound I	$V_{17-12}$	—	—	0,8	V
output port I sound II	$V_{17-12}$	2	—	—	V
Mode indication (pins 14 and 15; see also Table 1)					
Output current	$-I_{14, 15}$	9	12	15	mA
Output voltage (note 2)	$V_{14, 15-12}$	0	—	8	V
Stereo/mono transmission: LED indication is valid for the transmission mode					
Dual sound transmission: LED indication is valid for port I					

Table 1 Mode indication (note 1)

transmission mode	LED pin 15	LED pin 14
mono	OFF	OFF
stereo:		
stereo selection; $V_{19-12} \geq 2$ V	ON	ON
mono selection; $V_{19-12} \geq 0,8$ V	ON	ON
dual sound:		
sound I selection; $V_{17-12} \leq 0,8$ V	ON	OFF
sound II selection; $V_{17-12} \geq 2$ V	OFF	ON

## Notes to the characteristics

- LED indication not affected by  $V_{18-12}$ .
- Pin 14 and 15 are also suitable as output switches to control TDA3810.  
At "LED OFF" and  $I_{14, 15} \leq 100 \mu\text{A}$  is  $V_{14, 15-12} \leq 200$  mA.

DEVELOPMENT DATA




Fig. 2 TDA3803A application diagram and test circuit.





## SPATIAL, STEREO AND PSEUDO-STEREO SOUND CIRCUIT

The TDA3810 integrated circuit provides spatial, stereo and pseudo-stereo sound for radio and television equipment.

### Features


- Three switched functions: spatial (widened stereo image)  
stereo  
pseudo-stereo (artificial stereo from a mono source)
- Offset compensated operational amplifiers to reduce switch noise
- LED driver outputs to facilitate indication of selected operating mode
- Start/stop circuit to reduce switch noise and to prevent LED-flicker
- TTL-compatible control inputs

### QUICK REFERENCE DATA

Supply voltage (pin 18)	$V_P$	typ.	12 V
Supply current (LEDs off)	$I_P$	typ.	6 mA
Operating ambient temperature range	$T_{amb}$	0 to	+ 70 °C
Input signal (r.m.s. value)	$V_{i(rms)}$	<	2 V
Total harmonic distortion (stereo)	THD	typ.	0,1 %
Channel separation (stereo)	$\alpha$	typ.	70 dB
Gain (stereo)	$G_V$	typ.	0 dB

### PACKAGE OUTLINE

18-lead DIL; plastic (SOT-102HE).



(1) Used in spatial mode for correction of high frequency only (optimal performance).

Fig. 1 Block diagram/test circuit showing external components; for control inputs to pins 11 and 12 see truth table.

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage (pin 18)	$V_p$	max.	18 V
Storage temperature range	$T_{stg}$		-25 to + 150 °C
Operating ambient temperature range	$T_{amb}$		0 to + 70 °C

**THERMAL RESISTANCE**

From crystal to ambient	$R_{th\ cr-a}$	=	80 K/W
-------------------------	----------------	---	--------

**CHARACTERISTICS**

$V_p = 12\text{ V}$ ;  $T_{amb} = 25\text{ °C}$ ; test circuit Fig. 1 stereo mode (pin 11 to ground) unless otherwise specified. Output load:  $R_{6-10, 13-10} \geq 4,7\text{ k}\Omega$ ;  $C_{6-10, 13-10} \leq 150\text{ pF}$ .

parameter	symbol	min.	typ.	max.	unit
Supply voltage range (pin 18)	$V_p$	4,5	—	16,5	V
Supply current	$I_p$	—	6	12	mA
Reference voltage	$V_S$	5,3	6	6,7	V
Input voltage (pin 2 or 17) THD = 0,2% (stereo mode)	$V_{i(rms)}$	—	—	2	V
Input resistance (pin 2 or 17)	$R_i$	50	75	—	k $\Omega$
Voltage gain $V_o/V_i$	$G_v$	—	0	—	dB
Channel separation (R/L)	$\alpha$	60	70	—	dB
Total harmonic distortion f = 40 to 16 000 Hz; $V_o(rms) = 1\text{ V}$	THD	—	0,1	—	%
Power supply ripple rejection	RR	—	50	—	dB
Noise output voltage (unweighted) left and right output	$V_{n(rms)}$	—	10	—	$\mu\text{V}$
<b>SPATIAL MODE</b> (pins 11 and 12 HIGH)					
Antiphase crosstalk	$\alpha$	—	50	—	%
Voltage gain	$G_v$	1,4	2,4	3,4	dB

**PSEUDO-STEREO MODE**

The quality and strength of the pseudo-stereo effect is determined by external filter components.

parameter	symbol	min.	typ.	max.	unit
<i>CONTROL INPUTS</i> (pins 11 and 12)					
Input resistance	$R_i$	70	120	—	$k\Omega$
Switching current	$-I_i$	—	35	100	$\mu A$
<i>LED DRIVERS</i> (pins 7 and 8)					
Output current for LED	$-I_o$	10	12	15	mA
Forward voltage	$V_F$	—	—	6	V

Truth table

mode	control input state		LED spatial pin 7	LED pseudo pin 8
	pin 11	pin 12		
Mono pseudo-stereo	HIGH	LOW	off	on
Spatial stereo	HIGH	HIGH	on	off
Stereo	LOW	X	off	off

LOW = 0 to 0,8 V (the less positive voltage)  
 HIGH = 2 V to 5,5 V (the more positive voltage)  
 X = don't care

# DEVELOPMENT DATA

This data sheet contains advance information and specifications are subject to change without notice.

TDA4500

## SMALL SIGNAL COMBINATION IC FOR MONOCHROME TV

### GENERAL DESCRIPTION

The TDA4500 combines all small signal functions (except the tuner) which are required for a monochrome television receiver.

For a complete monochrome television receiver only output stages are required to be added for horizontal and vertical deflection, video and sound. The TDA4500 can also be used in simple colour television receivers. In this application an external sandcastle pulse generator is required.

It incorporates the following functions:

- vertical sync separator/oscillator
- vertical output
- coincidence detector (sound mute)
- phase detector/frequency control
- a.g.c. detector
- sync separator
- horizontal oscillator
- synchronous demodulator
- vision i.f. amplifier
- tuner a.g.c.
- d.c. volume control
- a.f.c. detector
- video output
- sound demodulator
- audio output
- gate pulse generator
- sound limiter/feedback
- 90° phase shift
- overload detector
- horizontal output

### QUICK REFERENCE DATA

Supply voltage	$V_{7-10}, V_{22-10}$	typ.	10,5	V
Supply current	$I_7$	typ.	75	mA
Supply current	$I_{22}$	typ.	4,5	mA
Operating ambient temperature range	$T_{amb}$		-25 to +65	°C
Storage temperature range	$T_{stg}$		-25 to +150	°C
Power dissipation	$P_{tot}$	max.	1,7	W

### PACKAGE OUTLINE

28-lead DIL; plastic, with internal heat spreader (SOT-117).




Fig. 1 Block diagram.

## PINNING

Pin number	function	Pin number	function
1.	vertical oscillator	15.	sound i.f.
2.	vertical output	16.	video output
3.	vertical feedback	17.	a.f.c. output
4.	top linearity	18.	decoupling capacitor
5.	flyback pulse	19.	ground
6.	tuner a.g.c.	20.	38,5 MHz reference
7.	+10,5 V supply	21.	(38,9 MHz reference)
8.	i.f. input	22.	horizontal supply voltage
9.		23.	horizontal oscillator
10.	ground	24.	top sync detector
11.	volume control	25.	phase detector
12.	sound output	26.	sync separator
13.	6 MHz tuning (5,5 MHz tuning)	27.	horizontal output
14.	decoupling	28.	mute/coincidence detector

**FUNCTIONAL DESCRIPTION (Fig. 1)**

A complete black-and-white receiver can be built around this circuit by adding only the output stages for horizontal and vertical deflection with the video and sound output stages. The TDA4500 can also be used in simple colour television receivers using an external circuit to generate the sandcastle.

The block diagram (Fig. 1) depicts the various functions which are described briefly below.

The sensitivity of the i.f. amplifier is  $70 \mu\text{V}$  for a peak-to-peak output voltage of 3 V (compare the TDA3541). This amplifier has a symmetrical input (pins 8 and 9) and is followed by a synchronous demodulator. The external tuned circuit is connected to pins 20 and 21. This circuit provides the information for the a.f.c. circuit, the  $90^\circ$  phase shift being supplied by internal RC-networks. An a.f.c. output with a voltage swing of about 9 V is obtained from pin 17 ( $V_{7-10} = 10,5 \text{ V}$ ).

The a.g.c. detector is gated to reduce sensitivity to external electrical noise and the a.g.c. time constant network is connected to pin 24. Gain control range of the i.f. amplifier is greater than 60 dB. Adjustments of the tuner take-over point is made at pin 4. When the voltage at pin 4 is approximately 3,5 V the direction of the tuner control voltage is positive-going. When the voltage at pin 4 is approximately 8 V the direction of the tuner control voltage is negative-going.

An output signal of 3 V (p-p) is obtained from the video amplifier (top sync level 1,5 V) with negative-going sync. Since the sound signal is derived from pin 16 (see Fig. 4) the video output is not blanked during the flyback period. As shown in the application circuit (Fig. 4) the band-pass filter for the sound must be connected between video output (pin 16) and sound i.f. input (pin 15). Sound information passes through a sound limiter network and a sound demodulator circuit with an external tuned circuit for this stage connected to pin 13. The demodulator is followed by a volume control stage with a control range of 80 dB and an output amplifier with an audio output signal of 170 mV (r.m.s.) for a  $\Delta f$  of 7,5 kHz and at maximum volume setting.

The slicing level of the sync separator is referred to the top sync and is determined by the values of external resistors, the recommended slicing level being 30%. Noise protection is provided for the sync separator stage. Separated sync pulses are supplied to the gated phase detector which compare the sync pulses with the sawtooth voltage obtained from the horizontal flyback pulse (pin 5). During catching the gating of the phase detector is switched off and the phase detector output current is increased.

The in-sync or out-of-sync condition is detected with the coincidence detector which is also used for transmitter identification. Sound output is suppressed when no input signal is available. Clamping the voltage on pin 28 to a level of 3,5 V sets the phase detector to a high output current, short time constant mode. This is appropriate for the reception of VCR signals.

Phase detector output voltage levels maintain the horizontal oscillator at its correct operating frequency. The push-pull output (pin 27) has a typical duty cycle of 40%.

Vertical sync pulses are obtained from an internal integrating network with the vertical sawtooth being generated in the vertical oscillator. This sawtooth voltage is compared with the feedback voltage from the deflection coil via pin 3. The comparator generates the drive voltage for the vertical deflection output stage.

The TDA4500 has four supply pins. Pin 7 and pin 10 are for the main positive supply and circuit ground respectively.

Critical circuits are grounded by pin 19. Pin 22 is the supply for the horizontal oscillator. A low current supply (5 mA minimum) can be used to start the oscillator from an external high voltage supply rail.



## RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC134)

Supply voltage	$V_{7-10}, V_{22-10}$	max.	13,2	V
Total power dissipation	$P_{tot}$	max.	1,7	W
Storage temperature range	$T_{stg}$		-25 to +150	°C
Operating ambient temperature range	$T_{amb}$		-25 to +65	°C

## CHARACTERISTICS

 $V_{7-10} = 10,5 \text{ V}$ ,  $V_{22-10} = 10,5 \text{ V}$  and  $T_{amb} = 25 \text{ °C}$  unless otherwise specified

DEVELOPMENT DATA

parameter	symbol	min.	typ.	max.	unit
Supply voltage	$V_{7-10}$	9,5	10,5	13,2	V
Supply current	$I_7$	—	75	—	mA
Supply voltage (horizontal oscillator)	$V_{22-10}$	9,5	10,5	13,2	V
Supply current (horizontal oscillator, note 1)	$I_{22}$	—	4,5	—	mA
Power dissipation	$P_{tot}$	—	850	—	mW
<b>Vision i.f. amplifier (pin 8)</b>					
Input sensitivity (onset of a.g.c.) at 39,5 MHz (note 2)	$V_{i(rms)}$	—	70	—	$\mu\text{V}$
Differential input resistance (note 3)	$R_i$	—	800	—	$\Omega$
Differential input capacitance (note 3)	$C_i$	—	6	—	pF
Gain control range	$\Delta G$	—	56	—	dB
Output signal expansion for 50 dB input signal variation (note 4)	$\Delta V_o$	—	1	—	dB
Maximum input signal	$V_{i \text{ max}}$	—	50	—	mV
<b>Video amplifier (note 5)</b>					
Zero signal output level (note 6)	$V_{16-10}$	—	5	—	V
Top sync output level (note 7)	$V_{16-10}$	1,2	1,4	1,6	V
Video output signal amplitude (peak-to-peak value)	$V_{16-10(p-p)}$	2,75	3,0	3,25	V
Internal bias current of n-p-n emitter follower output transistor	$I_B$	1,4	2,0	—	mA
Bandwidth of demodulated output signal	B	5	6	—	MHz
Video non-linearity (note 8)		—	—	10	%

## CHARACTERISTICS (continued)

parameter	symbol	min.	typ.	max.	unit
<b>Tuner a.g.c.</b>					
Take-over voltage (pin 4) for positive-going tuner a.g.c. (n-p-n tuner)	$V_{4-10}$	—	3,5	—	V
Take-over voltage (pin 4) for negative-going tuner a.g.c. (p-n-p tuner)	$V_{4-10}$	—	8	—	V
Maximum tuner a.g.c. output swing	$I_6 \text{ max}$	2	3	—	mA
Output saturation voltage at $I_6 = 2 \text{ mA}$	$V_{6-10(\text{sat})}$	—	—	300	mV
Leakage current	$I_6$	—	—	1	$\mu\text{A}$
<b>A.F.C. circuit (note 9)</b>					
A.F.C. output voltage swing	$V_{17-19}$	9	—	10	V
Available output current	$\pm I_{17}$	—	1	—	mA
Output voltage at nominal tuning of the reference tuned circuit	$V_{17-19}$	—	5,25	—	V
<b>Sound circuit</b>					
Input limiting voltage when $V_O = V_{O\text{max}} - 3 \text{ dB}$ (note 10)	$V_{14 \text{ lim}}$	—	400	—	$\mu\text{V}$
Input resistance at pin 15 (note 11)	$R_i$	—	3	—	k $\Omega$
A.F. output signal at pin 12 (note 12) (r.m.s. value)	$V_{12-10(\text{rms})}$	170	—	240	mV
<b>Volume control (pin 11) (Fig. 3)</b>					
Voltage with pin 11 disconnected	$V_{11-10}$	—	6,5	—	V
Current pin 11 short-circuited to ground	$I_{11}$	—	1	—	mA
Volume control characteristic (note 13)			See Fig. 3		
Value of external control resistor	$R_{11-10}$	—	5	—	k $\Omega$

parameter	symbol	min.	typ.	max.	unit
<b>Horizontal synchronization circuit</b>					
Slicing level sync separator (note 14)		—	30	—	%
Holding range PLL		—	±1000	—	Hz
Catching range PLL		—	±600	—	Hz
Control sensitivity video to flyback (note 15)		—	2	—	kHz/μs
<b>Horizontal oscillator</b>					
Free running frequency	$f_{osc}$	—	15625	—	Hz
Spread with fixed external components	$\Delta f_{osc}$	—	—	4	%
Frequency variations due to supply voltage changes (note 16)	$\Delta f_{osc}/\Delta V$	—	0	—	%
Frequency variation with temperature	$\Delta f_{osc}/\Delta T$	—	—	$1 \times 10^{-4}$	K <sup>-1</sup>
Maximum frequency shift	$\Delta f_{osc}$	—	—	10	%
Maximum frequency deviation between starting point output and nominal condition	$\Delta f_{osc}$	—	—	10	%
<b>Horizontal (push-pull) output</b>					
Output current	$I_{27}$	10	—	—	mA
Output impedance	$R_{27-10}$	—	200	—	Ω
Voltage when $I_{27} = 10$ mA	$V_{27-10}$	—	2	—	V
	$V_{27-22}$	—	3	—	V
Duty cycle of output pulse (note 17)	$\delta$	0,35	0,40	0,45	
<b>Flyback input (note 18)</b>					
Minimum required input amplitude (peak-to-peak value)	$V_{5-10(p-p)}$	—	4	—	V
Phase detector switching voltage		—	0	—	V

## CHARACTERISTICS (continued)

parameter	symbol	min.	typ.	max.	unit
<b>Coincidence detector (mute)</b> (note 19)					
Voltage in synchronized condition	$V_{28-19}$	—	9,5	—	V
Voltage in non-synchronized condition (no-signal)	$V_{28-19}$	—	1,0	1,5	V
Switching level to switch phase detector from slow to fast	$V_{28-19}$	4,5	5,0	5,5	V
Switching level to activate the 'mute' function (transmitter identification)	$V_{28-19}$	2,25	2,5	2,75	V
Output current; in-sync (peak-to-peak value)	$I_{28(p-p)}$	—	1	—	mA
<b>Vertical oscillator</b>					
Free running frequency	$f_{osc}$	—	47,5	—	Hz
Spread with fixed external components	$\Delta f_{osc}$	—	—	4	%
Holding range at nominal frequency		52,5	—	—	Hz
Temperature coefficient	TC	—	$1 \times 10^{-4}$	—	$K^{-1}$
Frequency shift due to a supply voltage change from 9,5 to 12 V	$\Delta f_{osc}/\Delta V$	—	5	—	%
<b>Vertical output (pin 2)</b>					
Output current	$I_2$	1	1,3	—	mA
Output resistance	$R_{2-10}$	—	2	—	$k\Omega$
<b>Feedback input (pin 3)</b>					
D.C. input voltage	$V_{3-10}$	4,75	5	5,25	V
A.C. input voltage (peak-to-peak value)	$V_{3-10(p-p)}$	—	1,2	—	V
Input current	$I_3$	—	—	10	$\mu A$
Non-linearity of deflection current at $V_p = 10,5$ V		—	—	2,5	%

## Notes to characteristics

1. It is possible to start the horizontal oscillator by supplying a current of 5 mA which can be taken from the mains rectifier, to pin 22. The main supply (pin 7) can then be derived from the horizontal output stage.
2. I.F. input voltage (r.m.s.) — value at top sync level at which the video amplitude has dropped 0,5 dB compared with the amplitude at an input signal of 10 mV.
3. The input impedance has been chosen such that a SAW-filter can be applied. 800  $\Omega$  is an acceptable compromise between the requirements for triple transient suppression and power loss.
4. Measured with 0 dB = 150  $\mu$ V.
5. Measured at 10 mV(r.m.s.) top sync input signal.
6. With switched demodulator.
7. Signal with negative-going sync with top white being 10% of the top sync amplitude (Fig. 2).
8. This figure is valid for the complete video signal amplitude (peak-white to top sync).
9. Measured with an input signal ( $V_{g-g}$ ) of 10 mV(r.m.s.); the a.f.c. output (pin 7) loaded with 2 x 100 k $\Omega$  between the supply and ground. The Q factor of the reference tuned circuit is 50.
10. Voltage at pin 15 is the r.m.s. value.  $Q_L$  of the demodulator tuned circuit is 20. Audio frequency is 1 kHz and the carrier frequency is 5,5 MHz.
11. Measured with an input signal of 1 mV(r.m.s.)
12. The tuned demodulator circuit must give an output level equal to that given in the "mute" condition.
13. Volume can be controlled using a variable resistor connected to ground (nominal 5 k $\Omega$ ) or by means of a variable d.c. voltage. In this latter case the rather low impedance at pin 11 must be taken into account.

DEVELOPMENT DATA




Fig. 2 Video output signal.

**Notes to characteristics (continued)**

14. The sync separator is noise gated. The slicing level is referred to top sync level and is independent of the video information. The value given is a percentage of the sync pulse amplitude. The slicing depends on the values of external resistors connected to pin 26.
15. Phase detector current increases by a factor of 7 during "catching" and when phase detector operates in the 'FAST' mode (pin 28). This ensures a high catching range and a higher dynamic loop gain.
16. Supply voltage variation in the range 8 to 12 V.
17. The negative-going edge of this pulse initiates the switch-off of the horizontal output transistor (simultaneous driver).
18. The circuit requires an integrated flyback pulse. The gate pulses for a.g.c. and the coincidence detector are obtained from the sawtooth.
19. The functions of in-sync/out-of-sync and transmitter identification have been combined on pin 28. For reception of VCR-signals the voltage on this pin must be fixed between 3 V and 4,5 V so that the time constant is fast and the sound is still available.




Fig. 3 Volume control characteristic  
at  $f = 1$  kHz.

APPLICATION INFORMATION




Fig. 4 Typical application circuit.

MO646





# DEVELOPMENT DATA

This data sheet contains advance information and specifications are subject to change without notice.

TDA4501

## SMALL SIGNAL COMBINATION IC FOR COLOUR TV

### GENERAL DESCRIPTION

The integration into a single package of all small-signal functions required for colour tv reception is achieved in the TDA4501. The only additional circuits needed to complete the receiver are a tuner, the deflection output stages and a colour decoder.

The IC includes a vision IF amplifier with synchronous demodulator and AFC circuit; an AGC detector with tuner output; an integral three-level sandcastle pulse generator; and fully synchronized vertical and horizontal drive outputs. A triggered vertical divider automatically adapts to 50 or 60 Hz working and eliminates the need for an external vertical frequency control.

Signal-strength dependent time-constant switches in the horizontal phase detector make external VCR switching unnecessary.

Sound signals are demodulated and amplified within the IC in a circuit which includes volume control and muting.

### Features

- Vision IF amplifier with synchronous demodulator
- AGC detector for negative modulation
- AGC output to tuner
- AFC circuit
- Video and audio preamplifiers
- Sound IF amplifier and demodulator
- Choice of sound volume control or horizontal oscillator starting function
- Horizontal synchronization circuit with two control loops
- Triggered divider system for vertical synchronization and sawtooth generation giving automatic amplitude adjustment for 50 or 60 Hz working
- Transmitter identification circuit with mute output
- Sandcastle pulse generator

### QUICK REFERENCE DATA

Supply voltage	V <sub>7-6</sub>	typ.	10,5 V
Supply voltage	V <sub>11-6</sub>	typ.	10,5 V
Operating ambient temperature range	T <sub>amb</sub>	-25 to + 65	°C
Storage temperature	T <sub>stg</sub>	-25 to + 150	°C
Power dissipation	P <sub>tot</sub>	max.	1,7 W

### PACKAGE OUTLINE

28-lead DIL; plastic (with internal heat spreader) (SOT-117).




Fig. 1 Block diagram.

**PINNING**

- |                                    |                                     |
|------------------------------------|-------------------------------------|
| 1. AGC take over                   | 15. Sound IF input                  |
| 2. Ramp generator                  | 16. Ground                          |
| 3. Vertical drive                  | 17. Video output                    |
| 4. Vertical feedback               | 18. AFC                             |
| 5. Tuner AGC                       | 19. AGC detection                   |
| 6. Ground                          | 20. Sync demodulator                |
| 7. Supply                          | 21. Sync demodulator                |
| 8. IF input                        | 22. Coincidence detector decoupling |
| 9. IF input                        | 23. Horizontal oscillator           |
| 10. Decoupling capacitor           | 24. Frequency control               |
| 11. Volume control/start Hor. osc. | 25. Sync separator                  |
| 12. Audio output                   | 26. Horizontal drive                |
| 13. Sound demodulator              | 27. Sandcastle out/flyback in       |
| 14. Sound IF decoupling            | 28. Phase detection                 |

**FUNCTIONAL DESCRIPTION****IF amplifier, demodulator and AFC**

The IF amplifier has a symmetrical input (pins 8 and 9), the input impedance of which is suitable for SAW-filtering to be used. The synchronous demodulator and the AFC circuit share an external reference tuned circuit (pins 20 and 21). An internal RC-network provides the necessary phase-shifting for AFC operation. The AFC circuit provides a control voltage output with a swing greater than 9 V from pin 18.

**AGC circuit**

Gating of the AGC detector is performed to reduce sensitivity of the IF amplifier to external electrical noise. The AGC time constant is provided by an RC-circuit connected to pin 19. Tuner AGC voltage is supplied from pin 5 and is suitable for tuners with p-n-p or n-p-n RF stages. The sense of the AGC (to increase in a positive or negative direction) and the point of tuner take-over are preset by the voltage level at pin 1.

**Video amplifier**

The signal through the video amplifier comprises video and sound information, therefore no gating of the video amplifier is performed during flyback periods.

**Sound circuit and horizontal oscillator starting function**

The input to the sound IF amplifier is obtained by a bandpass filter coupling from the video output (pin 17). The sound is demodulated and passed via a dual-function volume control stage to the audio output amplifier. The volume control function is obtained by connecting a variable resistor (10 k $\Omega$ ) between pin 11 and ground, or by supplying pin 11 with a variable voltage. Sound output is suppressed by an internal mute signal when no input signal is present.

The horizontal oscillator starting function is obtained by supplying pin 11 with a current of 6 mA during the switching-on period. The IC then uses this current to generate drive pulses for the horizontal deflection. For this application, the main supply voltage for the IC can be obtained from the horizontal deflection circuit.

**FUNCTIONAL DESCRIPTION** (continued)**Vertical divider system**

A triggered divider system is used to synchronize the vertical drive waveforms, adjusting automatically to 50 or 60 Hz working. A large window (search window) is opened between counts of 488 and 722; when a separated vertical sync pulse occurs before count 576, the system works in the 60 Hz mode, otherwise 50 Hz working is chosen.

A narrow window is opened when 15 approved sync pulses have been detected. Divider ratio between 522 and 528 switches to 60 Hz mode; between 622 and 628 switches to 50 Hz mode.

The vertical blanking pulse is also generated via the divider system by adding the anti-topflutter pulse and the blanking pulse.

**Line phase detector**

The circuit has three operating conditions:

- a. Strong input signal and synchronized.
- b. Weak signal and synchronized.
- c. Non synchronized (weak and strong) signal.

The input signal condition is obtained from the AGC circuit.

**D.C. volume control/horizontal oscillator start**

The operation depends on the application. When during switch-on no current is supplied pin 11 will act as volume control. When a current of 6 mA is applied the volume control is set to maximum and the circuit will generate drive pulses for the horizontal deflection.

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage (pin 7)	$V_P = V_{7-6}$	max.	13,2 V
Total power dissipation	$P_{tot}$	max.	1,7 W
Operating ambient temperature range	$T_{amb}$		-25 to + 65 °C
Storage temperature range	$T_{stg}$		-25 to + 150 °C

## CHARACTERISTICS

 $V_P = V_{7-6} = 10,5 \text{ V}$ ;  $T_{\text{amb}} = 25 \text{ }^\circ\text{C}$ ; unless otherwise specified

DEVELOPMENT DATA

parameter	symbol	min.	typ.	max.	unit
<b>Supplies</b>					
Supply voltage (pin 7)	$V_{7-6}$	9,5	10,5	13,2	V
Supply current (pin 7)	$I_7$	—	120	—	mA
Supply voltage (pin 11)	$V_{11-6}$	—	10,5	—	V
Supply current (pin 11) for horizontal oscillator start	$I_{11}$	—	6	—	mA
<b>Vision IF amplifier (pins 8 and 9)</b>					
Input sensitivity at 38,9 MHz (note 1)	$V_{8-9}$	40	70	120	$\mu\text{V}$
Input sensitivity at 45,75 MHz (note 1)	$V_{8-9}$	—	90	—	$\mu\text{V}$
Differential input resistance (pin 8 to 9)	$R_{8-9}$	—	1,3	—	$\text{k}\Omega$
Differential input capacitance (pin 8 to 9)	$C_{8-9}$	—	5	—	pF
AGC range		—	60	—	dB
Maximum input signal	$V_{8-9}$	50	70	—	mV
Expansion of output signal for 50 dB variation of input signal with $V_{8-9}$ at 150 $\mu\text{V}$ (0 dB)	$\Delta V_{17-6}$	—	1	—	dB
<b>Video amplifier</b>					
Output level for zero signal input (zero point of switched demodulator)	$V_{17-6}$	—	4,5	—	V
Output signal top sync level (note 2)	$V_{17-6}$	—	1,4	—	V
Amplitude of video output signal (peak-to-peak value)	$V_{17-6(p-p)}$	—	2,8	—	V
Internal bias current of output transistor (n-p-n emitter follower)	$I_{17(\text{int})}$	1,4	2,0	—	mA
Bandwidth of demodulated output signal	B	—	6	—	MHz
Differential gain (Fig. 4)	G <sub>17</sub>	—	6	—	%
Differential phase (Fig. 4)		—	4	—	%
Video non-linearity complete video signal amplitude		—	—	10	%
<b>Intermodulation (Fig. 5)</b>					
at gain control = 45 dB					
f = 1,1 MHz; blue;		55	60	—	dB
f = 1,1 MHz; yellow;		50	54	—	dB
f = 3,3 MHz; blue;		60	66	—	dB
f = 3,3 MHz; yellow		55	59	—	dB

## CHARACTERISTICS (continued)

parameter	symbol	min.	typ.	max.	unit
<b>Video amplifier (continued)</b>					
Signal to noise ratio (note 3)					
$Z_S = 75 \Omega$					
$V_i = 10 \text{ mV}$	S/N	50	54	—	dB
end of gain control range	S/N.	50	56	—	dB
Residual carrier signal		—	7	30	mV
Residual 2nd harmonic of carrier signal		—	3	30	mV
<b>Tuner AGC *</b>					
Take-over voltage (pin 1 for positive-going tuner AGC (NPN tuner))					
	$V_{1-6}$	—	3,5	—	V
Starting point take over; $V = 5 \text{ V}$	$V_{1-6}(\text{rms})$	—	0,4	2	mV
Starting point take over; $V = 1,2 \text{ V}$	$V_{1-6}(\text{rms})$	50	70	—	mV
Take-over voltage (pin 1) for negative-going tuner AGC (PNP tuner)					
	$V_{1-6}$	—	8	—	V
Starting point take over; $V = 9,5 \text{ V}$	$V_{1-6}(\text{rms})$	—	0,3	2	mV
Starting point take over; $V = 5,6 \text{ V}$	$V_{1-6}(\text{rms})$	50	70	—	mV
Maximum output swing	$I_5 \text{ max}$	2	3	—	mA
Output saturation voltage					
$I = 2 \text{ mA}$	$V_{5-6}(\text{sat})$	—	—	300	mV
Leakage current	$I_5$	—	—	1	$\mu\text{A}$
Input signal variation complete tuner control	$\Delta V_i$	0,5	2	4	dB
<b>AFC circuit (pin 18; note 4)</b>					
AFC output voltage swing	$V_{18-6}(\text{p-p})$	9	—	10	V
Available output current	$\pm I_{18}$	—	1	—	mA
Control steepness					
— 100% picture carrier		20	40	80	mV/kHz
— 10% picture carrier		—	15	—	mV/kHz
Output voltage at nom. tuning of the reference tuned circuit					
	$V_{18-6}$	—	5,25	—	V
Output voltage without input signal	$V_{18-6}$	2,7	5,25	8,5	V

\* Starting point tuner take-over NPN current 1,8 mA; PNP tuner  $I = 0,2 \text{ mA}$ .

parameter	symbol	min.	typ.	max.	unit
<b>Sound circuit</b>					
Input limiting voltage $V_O = V_O \text{ max. } -3 \text{ dB}; Q_L = 16$ $f_{AF} = 1 \text{ kHz}; f_c = 5,5 \text{ MHz}$	$V_{15\text{lim}}$	—	400	—	$\mu\text{V}$
Input resistance $V_{i(\text{rms})} = 1 \text{ mV}$	$R_{15-6}$	—	2,6	—	$\text{k}\Omega$
Input capacitance $V_{i(\text{rms})} = 1 \text{ mV}$	$C_{15-6}$	—	6	—	$\text{pF}$
AM rejection (Figs 8 and 9) $V_i = 10 \text{ mV}$	AMR	—	35	—	$\text{dB}$
$V_i = 50 \text{ mV}$	AMR	—	43	—	$\text{dB}$
AF output signal $\Delta f = 7,5 \text{ kHz}; \text{min. distortion}$	$V_{12-6(\text{rms})}$	220	320	—	$\text{mV}$
AF output impedance	$Z_{12-6}$	—	150	—	$\Omega$
Total harmonic distortion $\Delta f = 27,5 \text{ kHz}$	THD	—	1	—	%
Ripple rejection $f_k = 100 \text{ Hz}, \text{volume control } 20 \text{ dB}$ when muted	RR	—	22	—	$\text{dB}$
	RR	—	26	—	$\text{dB}$
Output voltage mute condition	$V_{12-6}$	—	2,6	—	$\text{V}$
Signal to noise ratio weighted noise (CCIR 468)	S/N	—	47	—	$\text{dB}$
<b>Volume control</b>					
Voltage (pin 11 disconnected)	$V_{11-6}$	—	4,8	—	$\text{V}$
Current (pin 11 short circuited)	$I_{11}$	—	1	—	$\text{mA}$
External control resistor	$R_{11-6}$	—	10	—	$\text{k}\Omega$
Suppression output signal during mute condition		—	66	—	$\text{dB}$
<b>Horizontal synchronization</b>					
Slicing level sync separator		—	30	—	%
Holding range PLL		800	1100	1500	$\text{Hz}$
Catching range PLL		600	1000	—	$\text{Hz}$
Control sensitivity video to oscillator; at weak signal		—	2	—	$\text{kHz}/\mu\text{s}$
at strong signal during scan		—	3	—	$\text{kHz}/\mu\text{s}$
during vert. retrace and during catching		—	6	—	$\text{kHz}/\mu\text{s}$

## CHARACTERISTICS (continued)

parameter	symbol	min.	typ.	max.	unit
<b>Second control loop (positive edge)</b>					
Control sensitivity	$\Delta t_d / \Delta t_o$	—	300	—	$\mu s$
Control range	$t_d$	—	25	—	$\mu s$
Phase adjustment via second control loop; control sensitivity		—	25	—	$\mu A / \mu s$
Maximum allowed phase shift		—	$\pm 2$	—	$\mu s$
<b>Horizontal oscillator (pin 23)</b>					
Free running frequency R = 35 k $\Omega$ ; C = 2,7 nF	$f_{fr}$	—	15625	—	Hz
Spread with fixed external components		—	—	4	%
Frequency variation due to change of supply voltage from 8 to 12 V	$\Delta f_{fr}$	—	0	0,5	%
Frequency variation with temperature	$\Delta f_{fr}$	—	—	$1 \times 10^{-4}$	K <sup>-1</sup>
Maximum frequency shift	$\Delta f_{fr}$	—	—	10	%
Maximum frequency deviation (V <sub>7-6</sub> = 8 V)	$\Delta f_{fr}$	—	—	10	%
<b>Horizontal output (pin 26)</b>					
Output voltage high	V <sub>26-6</sub>	—	—	13,2	V
Output voltage at which protection commences	V <sub>26-6</sub>	—	—	15,8	V
Output voltage low at I <sub>26</sub> = 10 mA	V <sub>26-6</sub>	—	0,3	0,5	V
Duty cycle of horizontal output signal	$\delta_0$	—	45	—	%
Rise and fall times of output pulse	$t_r, t_f$	—	150	—	ns
<b>Flyback input and sandcastle output</b>					
Input current required during flyback pulse	I <sub>27</sub>	0,1	—	2	mA
Output voltage during burst key pulse	V <sub>27-6</sub>	7,5	—	—	V
Output voltage during horizontal blanking	V <sub>27-6</sub>	3,5	4,0	4,5	V
Output voltage during vertical blanking	V <sub>27-6</sub>	1,8	2,2	2,6	V
Width of burst key pulse		3,1	3,5	3,9	$\mu s$
Width of horizontal blanking pulse		flyback pulse width			
Width of vertical blanking pulse					
50 Hz working		—	21	—	lines
60 Hz working		—	17	—	lines
Delay between start of sync pulse at video output and rising edge of burst key pulse		—	5,2	—	$\mu s$



parameter	symbol	min.	typ.	max.	unit
<b>Coincidence detector mute output (pin 22)</b>					
Voltage for in-sync condition	V <sub>22-6</sub>	—	9,5	—	V
Voltage for no-sync condition no signal	V <sub>22-6</sub>	—	1,0	1,5	V
Switching level to switch phase detector from slow to fast	V <sub>22-6</sub>	4,9	5,3	5,8	V
Fast-to-slow hysteresis		—	1	—	V
Switching level to activate mute function (transmitter identification)	V <sub>22-6</sub>	2,25	2,5	2,75	V
Output current for in-sync condition (peak-to-peak value)	I <sub>22(p-p)</sub>	0,7	1,0	—	mA
<b>Vertical ramp generator (pin 2)</b>					
Input current during scan	I <sub>2</sub>	—	12	—	μA
Discharge current during retrace	I <sub>2</sub>	—	0,5	—	mA
Minimum voltage	V <sub>2-6</sub>	—	1,5	—	V
<b>Vertical output (pin 3)</b>					
Output current	I <sub>3</sub>	—	—	10	mA
Output impedance	R <sub>3-6</sub>	—	400	—	Ω
<b>Feedback input (pin 4)</b>					
Input voltage					
d.c. component	V <sub>4-6</sub>	—	3	—	V
a.c. component (peak-to-peak value)	V <sub>4-6(p-p)</sub>	—	1,2	—	V
Input current	I <sub>4</sub>	—	—	12	μA
Internal precorrection to sawtooth		—	6	—	%
Deviation amplitude 50/60 Hz		—	—	5	%

**Notes**

1. Typical value taken at starting level of AGC.
2. Signal with negative going sync, maximum white level 10% of the maximum sync amplitude (see Fig. 3).
3. Signal-to-noise ratio equals  $20 \log \frac{V_O(\text{black to white})}{V_{n(\text{rms})} \text{ at } B = 5 \text{ MHz}}$ .
4.  $V_{i(\text{rms})} = 10 \text{ mV}$ ; see Fig. 2; Q-factor = 36.

# TDA4501




Fig. 2 Application diagram.




Fig. 3 Video output signal.




Fig. 4 E.B.U. test signal waveform (line 330).




Fig. 5 Input signal conditions.

SC = sound carrier  
 CC = chrominance carrier  
 PC = picture carrier  
 all with respect to top sync level.

DEVELOPMENT DATA




Fig. 6 Test set-up intermodulation.

$$\text{Value at 1,1 MHz: } 20 \log \frac{V_O \text{ at 4,4 MHz}}{V_O \text{ at 1,1 MHz}} + 3,6 \text{ dB}$$

$$\text{Value at 3,3 MHz: } 20 \log \frac{V_O \text{ at 4,4 MHz}}{V_O \text{ at 3,3 MHz}}$$





Fig. 7 S/N ratio as a function of the input voltage.



7Z80469

Fig. 8 Test set-up AM suppression.

DEVELOPMENT DATA




Fig. 9 AM rejection.




Fig. 10 Volume control characteristics.



# DEVELOPMENT DATA

This data sheet contains advance information and specifications are subject to change without notice.

TDA4503

## SMALL-SIGNAL COMBINATION IC FOR BLACK-AND-WHITE TV

### GENERAL DESCRIPTION

This IC contains all small-signal functions required for black-and-white tv reception. The only additional circuits needed to complete the receiver are a tuner and the deflection output stages.

The IC includes a vision i.f. amplifier with synchronous demodulator and a.f.c. circuit, an a.g.c. detector with tuner output and fully synchronized vertical and horizontal drive outputs.

Sound signals are demodulated and amplified within the IC in a circuit which includes volume control and internal muting.

The TDA4503 may also be adapted for simple colour tv reception by the use of an external, three-level sandcastle pulse generator.

### Features

- Vision i.f. amplifier with synchronous demodulator
- A.G.C. detector and amplifier with a.g.c. output to tuner
- A.F.C. circuit
- Video preamplifier
- Audio preamplifier
- Sound i.f. amplifier and demodulator
- D.C. volume control
- Horizontal synchronization circuit
- Transmitter identification and mute circuit
- Vertical synchronization circuit and sawtooth generator

### QUICK REFERENCE DATA

Supply voltage (pin 7)	V <sub>7-10</sub>	typ.	10,5 V
Supply current (pin 7)	I <sub>7</sub>	typ.	82 mA
Supply voltage (pin 22)	V <sub>22-10</sub>	typ.	10,5 V
Supply current (pin 22)	I <sub>22</sub>	typ.	5 mA
Operating ambient temperature range	T <sub>amb</sub>		-25 to + 65 °C
Storage temperature range	T <sub>stg</sub>		-25 to +150 °C
Power dissipation	P <sub>tot</sub>	typ.	920 mW

### PACKAGE OUTLINE

28-lead DIL; plastic (with internal heat spreader) (SOT-117).




Fig. 1 Block diagram.



**PINNING**

- |                                       |  |
|---------------------------------------|--|
| 1. Vertical oscillator input          | 15. Sound i.f. input                   |
| 2. Vertical drive output              | 16. A.F.C. output                      |
| 3. Vertical drive feedback            | 17. Video output                       |
| 4. Tuner take-over input              | 18. I.F. amplifier decoupling          |
| 5. Flyback pulse input                | 19. Ground (for critical circuits)     |
| 6. A.G.C. output to tuner             | 20. Synchronous demodulator            |
| 7. Power supply input                 | 21. Synchronous demodulator            |
| 8. I.F. input                         | 22. Horizontal oscillator start input  |
| 9. I.F. input                         | 23. Horizontal oscillator              |
| 10. Power supply return (ground)      | 24. A.G.C. time constant               |
| 11. Volume control                    | 25. Horizontal phase detector filter   |
| 12. Audio output                      | 26. Sync separator slicing level       |
| 13. Sound demodulator reference input | 27. Horizontal drive output            |
| 14. Sound i.f. decoupling             | 28. Coincidence detector time constant |

**FUNCTIONAL DESCRIPTION****I.F. amplifier, demodulator and A.F.C.**

The i.f. amplifier operates with symmetrical inputs at pins 8 and 9 and has an input impedance suitable for SAW filter application. The amplifier sensitivity gives a peak-to-peak output voltage of 3 V for an r.m.s. input of 70  $\mu$ V. The demodulator and the a.f.c. circuit share an external reference tuned circuit (pins 20 and 21) and an internal RC-network provides the phase-shifting necessary for a.f.c. operation. The a.f.c. circuit provides a control voltage output with a (typical) swing of 9 V from pin 16 ( $V_p = 10,5$  V).

**A.G.C. circuit**

Gating of the a.g.c. detector is performed to reduce sensitivity of the i.f. amplifier to external electrical noise. The a.g.c. time constant is provided by an RC-network connected to pin 24. The typical gain control range of the i.f. amplifier is 60 dB. Tuner a.g.c. voltage is supplied from pin 6 and is suitable for tuners with pnp or npn RF stages. The sense of the AGC (to increase in a positive or negative direction) and the point of tuner take-over are preset by the voltage level at pin 4 ( $V_4 = 3,5$  V (typ) for positive a.g.c.;  $V_4 = 8$  V (typ) for negative a.g.c.).

**Video amplifier**

The video signal output from pin 17 has a peak-to-peak value of 3 V (top sync level = 1,5 V) and carries negative-going sync. In order to retain sound information at pin 17, the video signal is not blanked during flyback periods.

**Sound circuit**

The sound i.f. signal present at the video output (pin 17) is coupled to the sound circuit by a band-pass filter to pin 15. The sound circuit has an amplifier-limiter stage, a synchronous demodulator with reference tuned circuit at pin 13, a volume control stage and an output amplifier. The volume control has a range of approximately 80 dB and the audio output signal at maximum volume and with  $\Delta f = 7,5$  kHz is 320 mV (r.m.s. value). The sound output signal is suppressed when no input signal is detected.

## Synchronization circuits

The sync separator slicing level is determined by an external resistor network at pin 26. The slicing level is referred to the top sync level and the recommended value for slicing is 30%. Internal protection from electrical noise is included.

A gated phase detector compares the phase of the separated sync pulses with a sawtooth waveform obtained from the flyback pulse at pin 5. In-sync and out-of-sync conditions are detected by the coincidence detector at pin 28 (this circuit also gives transmitter identification). During the out-of-sync condition, gating of the phase detector is switched off and the output current from the phase detector increases to give the detector a short time-constant and thus a fast response. This condition can be imposed by clamping the voltage at pin 28 to 3,5 V for the reception of VCR signals.

The horizontal oscillator frequency is controlled by the output voltage of the phase detector circuit. The horizontal drive output from pin 27 has a duty factor of 40%.

Vertical sync pulses are separated by an internal integrating network and are used to trigger the vertical oscillator. A comparator circuit compares the vertical sawtooth waveform, generated by the vertical oscillator, with feedback from the deflection coils and supplies the drive voltage for the output stage at pin 2.

## Power supplies

The main supply is to pin 7 (positive supply) and pin 10 (ground). The horizontal oscillator is supplied from pin 22 to facilitate starting of the oscillator from a high-voltage rail. A special ground connection at pin 19 is used by critical voltage dividers in the feedback loops of the vision and sound i.f. circuits.

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage (pin 7)	$V_P = V_{7-10}$	max.	13,2 V
Total power dissipation	$P_{tot}$	max.	1,7 W
Operating ambient temperature range	$T_{amb}$		-25 to + 65 °C
Storage temperature range	$T_{stg}$		-25 to +150 °C

**CHARACTERISTICS** $V_{7-10} = 10,5$  V;  $V_{22-10} = 10,5$  V;  $T_{amb} = 25$  °C; unless otherwise specified

parameter	symbol	min.	typ.	max.	unit
<b>Supplies</b>					
Supply voltage (pin 7)	V7-10	9,5	10,5	13,2	V
Supply current (pin 7)	$I_7$	—	82	100	mA
Supply voltage (pin 22)	V22-10	9,5	10,5	13,2	V
Supply current (pin 22) ( note 1)	$I_{22}$	—	5	6,5	mA
Total power dissipation	$P_{tot}$	—	920	1150	mW
<b>Vision i.f. amplifier (pins 8 and 9)</b>					
Input sensitivity at 38,9 MHz (note 2)	V8-9	40	80	120	$\mu$ V
Input sensitivity at 45,75 MHz (note 2)	V8-9	—	90	—	$\mu$ V
Differential input resistance (pin 8 to 9)	R8-9	—	1,3	—	k $\Omega$
Differential input capacitance (pin 8 to 9)	C8-9	—	5	—	pF
A.G.C. range		—	59	—	dB
Maximum input signal	V8-9	50	70	—	mV
Expansion of output signal (pin 17) for 50 dB variation of input signal (pins 8 and 9) (note 3)	$\Delta V_{17-10}$	—	0,5	1,0	dB
<b>Video amplifier (note 4)</b>					
Output level for zero signal input (zero point of switched demodulator)	V17-10	4,2	4,5	4,8	V
Output signal top sync level (note 5)	V17-10	1,25	1,45	1,65	V

DEVELOPMENT DATA

## CHARACTERISTICS (continued)

parameter	symbol	min.	typ.	max.	unit
Amplitude of video output signal (peak-to-peak value)	V17-10(p-p)	2,4	2,7	3,0	V
Internal bias current of output transistor (npn emitter follower)	I <sub>17(int)</sub>	1,4	2,0	—	mA
Bandwidth of demodulated output signal	B	—	5	—	MHz
Differential gain (Fig. 4 and note 6)	G <sub>17</sub>	—	6	—	%
Differential phase (Fig. 4 and note 6)		—	4	—	%
Video non-linearity over total video amplitude (peak white to black)		—	—	10	%
Intermodulation (Figs 5 and 6) at gain control = 45 dB					
f = 1,1 MHz; blue;		55	60	—	dB
f = 1,1 MHz; yellow;		50	54	—	dB
f = 3,3 MHz; blue;		60	66	—	dB
f = 3,3 MHz; yellow;		55	59	—	dB
Signal-to-noise ratio (note 7) at V <sub>i</sub> = 10 mV	S/N	50	54	—	dB
at end of a.g.c. range as a function of input signal	S/N	50	56	—	dB
		see Fig. 7			
Residual A.M. of intercarrier output signal (note 8)		—	5	10	%
Residual carrier signal		—	7	30	mV
Residual 2nd harmonic of carrier signal		—	3	30	mV
<b>Tuner a.g.c. (note 9)</b>					
Take-over voltage (pin 4) for positive-going tuner a.g.c. (NPN tuner)	V <sub>4-10</sub>	—	3,5	—	V
Starting point take-over at V <sub>4-10</sub> = 5 V (r.m.s. value)	V <sub>8-9(rms)</sub>	—	0,4	2,0	mV
Starting point take-over at V <sub>4-10</sub> = 1,2 V (r.m.s. value)	V <sub>8-9(rms)</sub>	50	70	—	mV
Take-over voltage (pin 1) for negative-going tuner a.g.c. (PNP tuner)	V <sub>4-10</sub>	—	8	—	V
Starting point take over at V <sub>4-10</sub> = 9,5 V (r.m.s. value)	V <sub>8-9(rms)</sub>	—	0,3	2,0	mV
Starting point take over at V <sub>4-10</sub> = 5,6 V (r.m.s. value)	V <sub>8-9(rms)</sub>	50	70	—	mV
Maximum tuner a.g.c. output swing	I <sub>6max</sub>	2	3	—	mA
Output saturation voltage at I <sub>6</sub> = 2 mA	V <sub>6-10(sat)</sub>	—	—	300	mV
Leakage current at pin 6	I <sub>6</sub>	—	—	1	μA
Input signal variation required for complete tuner control	ΔV <sub>8-9</sub>	0,5	2	4	dB

parameter	symbol	min.	typ.	max.	unit
<b>A.F.C. circuit</b> (pin 16; note 10)					
A.F.C. output voltage swing (peak-to-peak value)	V <sub>16-10(p-p)</sub>	9	—	10	V
Available output current	±I <sub>16</sub>	—	1	—	mA
Control steepness at					
100% picture carrier		20	40	80	mV/kHz
10% picture carrier		—	15	—	mV/kHz
Output voltage at nominal tuning of the reference tuned circuit	V <sub>16-10</sub>	—	5,25	—	V
Output voltage without input signal	V <sub>16-10</sub>	2,7	6,0	8,5	V
<b>Sound circuit</b>					
Input limiting voltage (note 11) (r.m.s. value) at $V_o = V_{o \max} - 3 \text{ dB}$	V <sub>15 lim</sub>	—	2	—	mV
Input resistance at $V_i(\text{rms}) = 1 \text{ mV}$	R <sub>15-10</sub>	—	2,6	—	k $\Omega$
input capacitance at $V_i(\text{rms}) = 1 \text{ mV}$	C <sub>15-10</sub>	—	6	—	pF
A.M. rejection (Figs 8 and 9) at $V_i = 10 \text{ mV}$	AMR	—	35	—	dB
$V_i = 50 \text{ mV}$	AMR	—	43	—	dB
A.F. output signal (note 12) (r.m.s. value)	V <sub>12-6(rms)</sub>	220	320	—	mV
A.F. output impedance	Z <sub>12-10</sub>	—	150	—	$\Omega$
Total harmonic distortion (note 12)	THD	—	1	—	%
Ripple rejection at					
$f_k = 100 \text{ Hz}$ , volume control 20 dB when muted	RR	—	22	—	dB
	RR	—	26	—	dB
Output voltage in mute condition	V <sub>12-10</sub>	—	2,6	—	V
Signal-to-noise ratio; weighted noise (CCIR 468)	S/N	—	47	—	dB
<b>Volume control</b>					
Voltage (pin 11 disconnected)	V <sub>11-10</sub>	—	6,9	—	V
Current (pin 11 connected to ground)	I <sub>11</sub>	—	1	—	mA
External control resistor (note 13)	R <sub>11-10</sub>	—	5	—	k $\Omega$
Suppression of output signal during mute condition		—	66	—	dB

## CHARACTERISTICS (continued)

parameter	symbol	min.	typ.	max.	unit
<b>Horizontal synchronization</b>					
Slicing level sync separator (note 14)		—	30	—	%
Phase-lock loop holding range		±800	±1100	±1500	Hz
Phase-lock loop catching range		±600	1000	—	Hz
Control sensitivity video to flyback (note 15)		—	2,3	—	kHz/μs
Delay between leading edge of sync pulse and zero cross-over of sawtooth (pin 5)		—	3	—	μs
<b>Horizontal oscillator (pin 23)</b>					
Free-running frequency R = 35 kΩ; C = 2,7 nF	f <sub>fr</sub>	—	15625	—	Hz
Spread with fixed external components		—	—	4	%
Frequency variation due to change of supply voltage from 8 to 12 V	Δf <sub>fr</sub>	—	0	0,5	%
Temperature coefficient	TC	—	—	1×10 <sup>-4</sup>	K <sup>-1</sup>
Maximum frequency shift	Δf <sub>fr</sub>	—	—	10	%
Maximum frequency deviation (V <sub>7-10</sub> = 8 V)	Δf <sub>fr</sub>	—	—	10	%
<b>Horizontal output (pin 27)</b>					
Output current	I <sub>27</sub>	5	—	—	mA
Output impedance	R <sub>27</sub>	—	200	—	Ω
Output voltage at I <sub>27</sub> = 5 mA	V <sub>27-10</sub> V <sub>27-22</sub>	—	1,4 2,5	—	V V
Duty factor of horizontal output signal (note 16)	α	0,35	0,40	0,45	%
Rise and fall times of output pulse	t <sub>r</sub> , t <sub>f</sub>	—	400	—	ns
<b>Flyback input (pin 5)</b>					
Amplitude of input pulse	V <sub>5</sub>	2	4	6	V
Voltage at which gate pulse generator changes state (note 17)	V <sub>5</sub>	—	0	—	V

parameter	symbol	min.	typ.	max.	unit
<b>Coincidence detector mute output</b> (pin 28) (note 18)					
Voltage for in-sync condition	V <sub>28-10</sub>	—	9,5	—	V
Voltage for no-sync condition (no input signal)	V <sub>28-10</sub>	—	1,0	1,5	V
Voltage level for phase detector to switch from slow to fast	V <sub>28-10</sub>	3,7	4,1	4,5	V
Fast-to-slow hysteresis		—	1	—	V
Voltage level to activate mute function (transmitter identification)	V <sub>28-10</sub>	2,25	2,5	2,75	V
Output current for in-sync condition (peak-to-peak value)	I <sub>22(p-p)</sub>	0,7	1,0	—	mA
<b>Vertical oscillator</b> (pin 1)					
Free-running frequency at C = 220 nF; R = 560 kΩ	f <sub>fr</sub>	—	47,5	—	Hz
Spread with fixed external components		—	—	4	%
Holding range at nominal frequency		52,5	—	—	Hz
Temperature coefficient	TC	—	—	2x10 <sup>-4</sup>	K <sup>-1</sup>
Frequency variation due to change of supply voltage from 9,5 to 12 V	Δf <sub>fr</sub>	—	3	5	%
Leakage current at pin 1	I <sub>1</sub>	—	—	1,6	μA
<b>Vertical output</b> (pin 2)					
Output current	I <sub>2</sub>	1	1,3	—	mA
Output resistance	R <sub>2</sub>	—	2	—	kΩ
<b>Feedback input</b> (pin 3)					
Input voltage					
d.c. component	V <sub>3-10</sub>	4,0	5,0	5,5	V
a.c. component (peak-to-peak value)	V <sub>3-10(p-p)</sub>	—	1,2	—	V
Input current	I <sub>3</sub>	—	—	12	μA
Non-linearity of deflection current at V <sub>7-10</sub> = 10,5 V	ΔI <sub>3</sub>	—	—	2,5	%
Delay between leading edge of vertical sync and start of vertical oscillator flyback		6	—	10	μs

**Notes to the characteristics**


1. The horizontal oscillator can be started by supplying a current of 6 mA to pin 22. Taking this current from the mains rectifier allows the positive supply voltage to pin 7 to be derived from the horizontal output stage (the load current of pin 27 is additional to the 6 mA quoted).
2. At start of a.g.c.
3. Measured with 0 dB = 200  $\mu$ V.
4. Measured at 10 mV (rms) top sync output signal.
5. Signal with negative-going sync; top white = 10% of the top sync amplitude.
6. Measured with test line as shown in Fig. 4. The differential gain is expressed as a percentage of the difference in peak amplitudes between the largest and smallest values relative to the subcarrier amplitude at blanking level. The differential phase is defined as the difference in degrees between the largest and smallest phase angles.
7. Measured with a source impedance of 75  $\Omega$ .  

$$\text{Signal-to-noise ratio} = 20 \log \frac{V_O \text{ black-to-white}}{V_{i(\text{rms})} \text{ at } B = 5 \text{ MHz}}$$
8. Measured with a sawtooth-modulated input signal:  $m = 90\%$ ;  $V_{i(\text{rms})} = 10 \text{ mV}$ ;  

$$\text{Amplitude modulation} = \frac{V_O \text{ SC at top sync} - V_O \text{ SC at white}}{V_O \text{ SC at top sync} + V_O \text{ SC at white}} \times 100\%$$
(SC = sound carrier)
9. Starting point of tuner take-over for an npn tuner is when  $I_6 = 1,8 \text{ mA}$ , and for a pnp tuner is when  $I_6 = 0,2 \text{ mA}$ .
10. Measured at  $V_{8.9(\text{rms})} = 10 \text{ mV}$  and pin 16 loaded with  $2 \times 100 \text{ k}\Omega$  between  $V_7$  and ground. Reference tuned circuit Q-factor = 36.
11. Reference tuned circuit Q-factor = 16; audio frequency = 1 kHz; carrier frequency = 5,5 MHz.
12. The demodulator tuned circuit must be tuned for minimum distortion; output signal is measured at  $\Delta f = 7,5 \text{ kHz}$ ; other measurements are at  $\Delta f = 27,5 \text{ kHz}$ .
13. Volume control can be realized by a variable resistor (5 k $\Omega$ ) connected between pin 11 and ground, or by a variable voltage direct to pin 11 (the low value of input impedance to pin 11 must be taken into account).
14. The sync separator is noise-gated; the slicing level is referred to the top sync level and is independent of the video signal. The value stated is a percentage of the sync pulse amplitude, the level being dependent on external resistors connected to pin 26.
15. The phase detector current is increased by a factor of 7 during catching and when the phase detector is switched to 'fast' via pin 28, thus ensuring a wide catching range and a high dynamic loop gain.
16. The negative-going edge initiates switching-off of the line output transistor (simultaneous driver).
17. The circuit requires an integrated flyback pulse. Gate pulses for a.g.c. and coincidence detectors are obtained from the sawtooth waveform.
18. The functions of in-sync, out-of-sync and transmitter identification are combined on pin 28. For the reception of VCR signals,  $V_{28}$  must be fixed between 3 V and 4,5 V so that the time constant is fast and sound information is preserved.



APPLICATION INFORMATION



DEVELOPMENT DATA

Fig. 2 Application circuit diagram.

APPLICATION INFORMATION (continued)




Fig. 3 Video output signal.




Fig. 4 E.B.U. test signal - line 330.




Fig. 5 Input signal conditions for intermodulation test: SC = sound carrier; CC = chrominance carrier; PC = picture carrier; all values are with respect to the top sync level.




Fig. 6 Circuit for intermodulation test:

$$\text{value at 1,1 MHz} = 20 \log \frac{V_O \text{ at 4,4 MHz}}{V_O \text{ at 1,1 MHz}} + 3,6 \text{ dB};$$

$$\text{value at 3,3 MHz} = 20 \log \frac{V_O \text{ at 4,4 MHz}}{V_O \text{ at 3,3 MHz}} .$$

DEVELOPMENT DATA





Fig. 7 Signal-to-noise ratio as a function of input voltage.

APPLICATION INFORMATION (continued)



7Z80550

Fig. 8 Circuit for amplitude modulation rejection test.




Fig. 9 Typical amplitude modulation rejection curve.




Fig. 10 Volume control characteristic.

# DEVELOPMENT DATA

This data sheet contains advance information and specifications are subject to change without notice.

TDA4510

## PAL DECODER

The TDA4510 is a colour decoder for the PAL standard, which is pin-sequence compatible with multi-standard decoder TDA4550. It incorporates the following functions.

### Chrominance part

- Gain controlled chrominance amplifier
- Chrominance output stage with automatic standard switch for driving the 64  $\mu$ s delay line
- Blanking circuit for the colour burst signal

### Oscillator and control voltage part

- 8,8 MHz reference oscillator with divider stage to obtain both the 4,4 MHz reference signals
- Gated phase comparison with sample and hold circuit for optimum noise characteristics
- Independent time constants for phase control and identification
- Quasi peak detector for obtaining the chrominance control voltage
- Circuit for generating the colour killer and the identification signal
- Sandcastle pulse detector.

### Demodulator part

- Two synchronous demodulators for the (B-Y) and (R-Y) signals
- PAL flip-flop and PAL switch
- Flyback blanking incorporated in the synchronous demodulators
- (B-Y) and (R-Y) signal output stages with switchable d.c. voltage levels, which are controlled by the colour killer
- Internal filtering of residual carrier

### QUICK REFERENCE DATA

Supply voltage	$V_P = V_{7-3}$	typ.	12 V
Supply current	$I_P = I_7$	typ.	37 mA
Chrominance input signal (peak-to-peak)	$V_{9-3(p-p)}$		10 to 200 mV
Chrominance output signal (peak-to-peak)	$V_{6-3(p-p)}$	typ.	2 V
Colour difference output signals (peak-to-peak values)			
-(R-Y) signal	$V_{1-3(p-p)}$	typ.	1,05 V $\pm$ 2 dB
-(B-Y) signal	$V_{2-3(p-p)}$	typ.	1,33 V $\pm$ 2 dB
Sandcastle pulse			
burst gating level	$V_{15-3}$	typ.	7,1 V
blanking level	$V_{15-3}$	typ.	1,6 V

### PACKAGE OUTLINE

16-lead DIL; plastic (SOT-38).




Fig. 1 Block diagram.

External capacitors

C1 pins 10-3 filter capacitor for control voltage  
 C2 pins 14-3 identification signal time constant.

C3 pins 11-3 time constant for the rise or fall time of the d.c. voltage level of the colour difference signals and colour OFF/ON time constant.

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage range	$V_P = V_{7-3}$		10,8 to 13,2 V
Voltage at pins 11 and 14	$V_{11-3}$ $V_{14-3}$	max.	$V_P$ V
Currents			
at pins 1 and 2	$-I_{1,2}$	max.	2 mA
at pin 6	$-I_6$	max.	12 mA
at pin 16	$-I_{16}$	max.	10 mA
Total power dissipation	$P_{tot}$	max.	800 mW
Storage temperature	$T_{stg}$		-25 to +150 °C
Operating ambient temperature	$T_{amb}$		0 to +70 °C

**CHARACTERISTICS** $V_P = 12$  V;  $T_{amb} = 25$  °C; measured in Fig. 2 unless otherwise specified

Supply current	$I_7$	typ.	37 mA
----------------	-------	------	-------

**Chrominance part**

DEVELOPMENT DATA

Input voltage range (peak-to-peak value)	$V_{9-3(p-p)}$		10 to 200 mV
Nominal input voltage (peak-to-peak value) with 75% colour bar signal	$V_{9-3(p-p)}$	typ.	100 mV
Input impedance	$Z_{9-3}$	typ.	10 k $\Omega$
Input capacitance	$C_{9-3}$	<	5 pF
Colour ON			
chrominance output voltage (peak-to-peak) with 75% colour bar signal	$V_{6-3(p-p)}$	typ.	2 V
d.c. voltage at chrominance output	$V_{6-3}$	typ.	9 V
Colour OFF			
chrominance suppression	$\alpha$	>	56 dB
d.c. voltage at chrominance output	$V_{6-3}$	typ.	3 V

**Oscillator and control voltage part**

Oscillator frequency	$f_o$	typ.	8,8 MHz
Input resistance	$R_{13-3}$	typ.	270 $\Omega$
Catching range (depending on RC-network between pins 12 and 3) at $R = 4,7$ k $\Omega$ and $C = 470$ nF	$\Delta f$	>	500 Hz
Control voltage			
at nominal input signal	$V_{14-3}$	typ.	5,2 V
without chrominance input signal	$V_{14-3}$	typ.	6,0 V
colour OFF voltage	$V_{14-3}$	typ.	5,7 V
colour ON voltage	$V_{14-3}$	typ.	5,5 V
identification ON voltage	$V_{14-3}$	typ.	6,2 V
forced colour OFF	$V_{14-3}$	typ.	7,0 V
forced colour ON	$V_{14-3}$	typ.	5,3 V

**CHARACTERISTICS (continued)****Oscillator and control voltage part (continued)**

Colour ON delay via ramp generator

C3 = 0,47  $\mu$ F $t_d$  < 40 msforced colour ON voltage  
(for oscillator adjustment)V<sub>11-3</sub> >  $V_p - 0,2$  V

Colour switching output (open npn emitter)

output current

-I<sub>16</sub> < 5 mA

colour ON voltage

V<sub>16-3</sub> > 10 V

colour OFF voltage

V<sub>16-3</sub> < 0,5 V**Demodulator part**Delayed chrominance input signal (peak-to-peak value)  
with 75% colour bar signalV<sub>4-3(p-p)</sub> typ. 220 mV

Colour difference output signals (peak-to-peak value)

-(R-Y) signal

V<sub>1-3(p-p)</sub> typ. 1,05 V  $\pm$  2 dB

-(B-Y) signal

V<sub>2-3(p-p)</sub> typ. 1,33 V  $\pm$  2 dB

Ratio of colour difference output signals (R-Y)/(B-Y)

 $\frac{V_{1-3}}{V_{2-3}}$  typ. 0,79 V

Tolerance of ratio

 $\pm 10$  %D.C. voltage at colour difference outputs  
at colour ONV<sub>1;2-3</sub> typ. 9 V

at colour OFF

V<sub>1;2-3</sub> typ. 3 V

Signal attenuation at colour OFF

 $\alpha_1; \alpha_2$  > 60 dB

Residual 4,4 MHz (peak-to-peak value)

V<sub>1,2-3(p-p)</sub> < 20 mVH/2 ripple at (R-Y) output (peak-to-peak)  
without input signalV<sub>1-3(p-p)</sub> < 10 mV**Sandcastle pulse detector**Voltage level at which the vertical  
and line blanking pulse is separatedV<sub>15-3</sub> typ. 1,6 V  $\pm$  0,3 V

Required pulse amplitude

V<sub>15-3(p-p)</sub> typ. 2,5 V  $\pm$  0,5 VVoltage level at which the burst  
gating pulse is separatedV<sub>15-3</sub> typ. 7,1 V  $\pm$  0,5 V

Required pulse amplitude

V<sub>15-3(p-p)</sub> > 7,6 V

Input voltage


during horizontal scanning

V<sub>15-3</sub> < 1,1 V

Input current

-I<sub>15</sub> < 100  $\mu$ A





DEVELOPMENT DATA

Fig. 2 Application information and test circuit.

C1 = 470 nF; C2 = 100 nF; C3 = 470 nF; C4 = 5 to 27 pF, X = 8,8 MHz.

Nominal crystal frequency 8,867 238 MHz; resonance resistance 60 Ω;  
load capacitance 20 pF; dynamic capacitance 22 fF and static capacitance 5,5 pF.



## MULTISTANDARD DECODER

### GENERAL DESCRIPTION

The TDA4555 and TDA4556 are monolithic integrated multistandard colour decoders for the PAL, SECAM, NTSC 3,58 MHz and NTSC 4,43 MHz standards. The difference between the TDA4555 and the TDA4556 is the polarity of the colour difference output signals (B-Y) and (R-Y).

#### Features

##### Chrominance part

- Gain controlled chrominance amplifier for PAL, SECAM and NTSC
- ACC rectifier circuits (PAL/NTSC, SECAM)
- Burst blanking (PAL) in front of 64  $\mu$ s glass delay line
- Chrominance output stage for driving the 64  $\mu$ s glass delay line (PAL, SECAM)
- Limiter stages for direct and delayed SECAM signal
- SECAM permutator

##### Demodulator part

- Flyback blanking incorporated in the two synchronous demodulators (PAL, NTSC)
- PAL switch
- Internal PAL matrix
- Two quadrature demodulators with external reference tuned circuits (SECAM)
- Internal filtering of residual carrier
- De-emphasis (SECAM)
- Insertion of reference voltages as achromatic value (SECAM) in the (B-Y) and (R-Y) colour difference output stages (blanking)

##### Identification part

- Automatic standard recognition by sequential inquiry
- Delay for colour-on and scanning-on
- Reliable SECAM identification by PAL priority circuit
- Forced switch-on of a standard
- Four switching voltages for chrominance filters, traps and crystals
- Two identification circuits for PAL/SECAM (H/2) and NTSC
- PAL/SECAM flip-flop
- SECAM identification mode switch (horizontal, vertical or combined horizontal and vertical)
- Crystal oscillator with divider stages and PLL circuitry (PAL, NTSC) for double colour subcarrier frequency
- HUE control (NTSC)
- Service switch

### QUICK REFERENCE DATA

Supply voltage (pin 13)	$V_P = V_{13-9}$	typ.	12 V
Supply current (pin 13)	$I_P = I_{13}$	typ.	65 mA
Chrominance input signal (peak-to-peak)	$V_{15-9(p-p)}$		20 to 200 mV
Chrominance output signal (peak-to-peak)	$V_{12-9(p-p)}$	typ.	1,6 V
Colour difference output signals (peak-to-peak values)			
TDA4555: -(R-Y); TDA4556: + (R-Y)	$V_{1-9(p-p)}$	typ.	1,05 V $\pm$ 2 dB
TDA4555: -(B-Y); TDA4556: + (B-Y)	$V_{3-9(p-p)}$	typ.	1,33 V $\pm$ 2 dB
Sandcastle pulse; required amplitude for vertical and horizontal pulse separation	$V_{24-9}$	typ.	2,5 V
horizontal pulse separation	$V_{24-9}$	typ.	4,5 V
burst gating	$V_{24-9}$	typ.	7,7 V

### PACKAGE OUTLINE

28-lead DIL; plastic (SOT-117).

TDA4555  
TDA4556




Fig. 1 Block diagram.

- (1) TDA4555: -(R-Y); TDA4556: + (R-Y)
- (2) TDA4555: -(B-Y); TDA4556: + (B-Y)

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage (pin 13)	$V_P = V_{13-9}$	max.	13,2 V
Voltage range at pins 10, 11, 17, 23, 24, 25, 26, 27, 28 to pin 9 (ground)	$V_{n-9}$		0 to $V_P$ V
Current at pin 12	$I_{12}$	max.	8 mA
Peak value	$I_{12M}$	max.	15 mA
Total power dissipation	$P_{tot}$	max.	1,4 W
Storage temperature range	$T_{stg}$		-25 to +150 °C
Operating ambient temperature range	$T_{amb}$		0 to +70 °C

**CHARACTERISTICS**

$V_P = V_{13-9} = 12 \text{ V}$ ;  $T_{\text{amb}} = 25 \text{ }^\circ\text{C}$ ; measured in Fig. 1; unless otherwise specified

parameter	symbol	min.	typ.	max.	unit
<b>Supply (pin 13)</b>					
Supply voltage range	$V_P = V_{13-9}$	10,8	—	13,2	V
Supply current	$I_P = I_{13}$	—	65	—	mA
<b>Chrominance part</b>					
Chrominance input signal (pin 15)					
input voltage with 75% colour bar signal (peak-to-peak value)	$V_{15-9(p-p)}$	20	100	200	mV
input impedance	$ Z_{15-9} $	2,3	3,3	—	k $\Omega$
Chrominance output signal (pin 12)					
output voltage (peak-to-peak value)	$V_{12-9(p-p)}$	—	1,6	—	V
output impedance (n-p-n emitter follower)	$ Z_{12-9} $	—	—	20	$\Omega$
d.c. output voltage	$V_{12-9}$	—	8,2	—	V
Input for delayed signal (pin 10)					
d.c. input current	$I_{10}$	—	—	10	$\mu\text{A}$
input resistance	$R_{10-9}$	10	—	—	k $\Omega$
<b>Demodulator part (PAL/NTSC)</b>					
Colour difference output signals					
output voltage (proportional to $V_{13-9}$ ) (peak-to-peak value)					
TDA4555					
— (R-Y) signal (pin 1)	$V_{1-9(p-p)}$	—	$1,05 \text{ V} \pm 2 \text{ dB}$	—	V
— (B-Y) signal (pin 3)	$V_{3-9(p-p)}$	—	$1,33 \text{ V} \pm 2 \text{ dB}$	—	V
TDA4556					
+ (R-Y) signal (pin 1)	$V_{1-9(p-p)}$	—	$1,05 \text{ V} \pm 2 \text{ dB}$	—	V
+ (B-Y) signal (pin 3)	$V_{3-9(p-p)}$	—	$1,33 \text{ V} \pm 2 \text{ dB}$	—	V
Ratio of colour difference output signals (R-Y)/(B-Y)					
	$V_{1/3-9}$	—	$0,79 \pm 10\%$	—	
Residual carrier (subcarrier frequency) (peak-to-peak value)					
	$V_{1,3-9(p-p)}$	—	—	30	mV
Residual carrier (PAL only) (peak-to-peak value)					
	$V_{1,3-9(p-p)}$	—	10	—	mV
H/2 ripple at (R-Y) output (pin 1) (peak-to-peak value) without input signal					
	$V_{1-9(p-p)}$	—	—	10	mV
D.C. output voltage n-p-n emitter follower with internal current source of 0,3 mA output impedance					
	$V_{1,3-9}$	—	7,7	—	V
	$ Z_{1,3-9} $	—	—	150	$\Omega$

parameter	symbol	min.	typ.	max.	unit
<b>Demodulator part (SECAM)</b>					
Colour difference signals (see note 1)					
output voltage (proportional to $V_{13-9}$ ) (peak-to-peak value)					
TDA4555					
–(R-Y) signal (pin 1)	$V_{1-9(p-p)}$	–	1,05	–	V
–(B-Y) signal (pin 3)	$V_{3-9(p-p)}$	–	1,33	–	V
TDA4556					
+ (R-Y) signal (pin 1)	$V_{1-9(p-p)}$	–	1,05	–	V
+ (B-Y) signal (pin 3)	$V_{3-9(p-p)}$	–	1,33	–	V
Ratio of colour difference output signals (R-Y)/(B-Y)	$V_{1/3-9}$	–	$0,79^* \pm 10\%$	–	
Residual carrier (4 to 5 MHz) (peak-to-peak value)	$V_{1,3-9(p-p)}$	–	20	30	mV
Residual carrier (8 to 10 MHz) (peak-to-peak value)	$V_{1,3-9(p-p)}$	–	20	30	mV
H/2 ripple at (R-Y) (B-Y) outputs (pins 1 and 3) (peak-to-peak value) with $f_0$ signals	$V_{1,3-9(p-p)}$	–	–	20	mV
D.C. output voltage	$V_{1,3-9}$	–	7,7	–	V
Shift of inserted levels relative to levels of demodulated $f_0$ frequencies (IC only)	$\Delta V/\Delta T(R-Y)$	–	–0,55	–	mV/K
	$\Delta V/\Delta T(B-Y)$	–	+0,25	–	mV/K
<b>HUE control (NTSC)/service switch</b>					
Phase shift of reference carrier					
at $V_{17-9} = 2$ V	$-\phi$	–	$30^{**}$	–	deg
at $V_{17-9} = 3$ V	$\phi$	–	0	–	deg
at $V_{17-9} = 4$ V	$+\phi$	–	$30^{**}$	–	deg
Input resistance	$R_{17-9}$	–	5	–	k $\Omega$
Service position					
Switching voltage (pin 17)					
burst OFF; colour ON (for oscillator adjustment)	$V_{17-9}$	–	–	0,5	V
HUE control OFF; colour ON (for forced colour ON)	$V_{17-9}$	6	–	–	V
<b>Crystal oscillator (pin 19)</b>					
For double colour subcarrier frequency					
input resistance	$R_{19-9}$	–	350	–	$\Omega$
lock-in-range referred to subcarrier frequency	$\Delta f$	$\pm 400$	–	–	Hz

\* Value measured without influence of external circuitry.

\*\* Relative to phase at  $V_{17-9} = 3$  V.

CHARACTERISTICS (continued)

parameter	symbol	min.	typ.	max.	unit
<b>Identification part</b>					
Switching voltages for chrominance filters and crystals					
at pin 28 (PAL)					
at pin 27 (SECAM)					
at pin 26 (NTSC 3,58 MHz)					
at pin 25 (NTSC 4,43 MHz)					
Control voltage OFF state	$V_{25,26,27,28-9}$	—	—	0,5	V
Control voltage ON state					
during scanning; colour OFF	$V_{25,26,27,28-9}$	—	2,45	—	V
colour ON	$V_{25,26,27,28-9}$	—	5,8	—	V
Output current	$-I_{25,26,27,28-9}$	—	—	3	mA
Voltage for forced switching ON					
PAL	$V_{28-9}$	9	—	—	V
SECAM	$V_{27-9}$	9	—	—	V
NTSC 3,58 MHz	$V_{26-9}$	9	—	—	V
NTSC 4,43 MHz	$V_{25-9}$	9	—	—	V
Delay time for restart of scanning					
colour ON	$t_{dS}$	2 to 3 vertical periods			
colour OFF	$t_{dC1}$	2 to 3 vertical periods			
	$t_{dC2}$	0 to 1 vertical periods			
SECAM identification (pin 23)					
Input voltage for					
horizontal identification (H)	$V_{23-9}$	—	—	2	V
vertical identification (V)	$V_{23-9}$	10	—	—	V
combined (H) and (V) identification	$V_{23-9}$	—	6*	—	V
Sequence of standard inquiry					
PAL-SECAM-NTSC 3,58 MHz-NTSC 4,43 MHz					
Reliable SECAM identification by PAL priority circuit					
Scanning time for each standard	$t_S$	4 vertical periods			

\* Or not connected.




parameter	symbol	min.	typ.	max.	unit
<b>Sandcastle pulse detector</b> (see note 2)					
Input voltage pulse levels (pin 24) to separate vertical and horizontal blanking pulses	V <sub>24-9</sub>	1,2	—	2,0	V
required pulse amplitude	V <sub>24-9(p-p)</sub>	2,0	—	3,0	V
to separate horizontal blanking pulse	V <sub>24-9</sub>	3,2	—	4,0	V
required pulse amplitude	V <sub>24-9(p-p)</sub>	4,0	—	5,0	V
to separate burst gating pulse	V <sub>24-9</sub>	6,5	—	7,7	V
required pulse amplitude	V <sub>24-9(p-p)</sub>	7,7	—	V <sub>P</sub>	V
Input voltage during horizontal scanning	V <sub>24-9</sub>	—	—	1,0	V
Input current	-I <sub>24</sub>	—	—	100	μA

**Notes to the characteristics**

1. The signal amplitude of the colour difference signals (R-Y) and B-Y) is dependent on the characteristics of the external tuned circuits at pins 7, 8 and 4, 5 respectively. Adjustment of the amplitude is achieved by varying the Q-factor of these tuned circuits. The resonant frequency must be adjusted such that the demodulated output frequency ( $f_o$ ) provides the same output level as the internally inserted reference voltage (achromatic value).
2. The sandcastle pulse is compared with three internal threshold levels, which are proportional to the supply voltage.

APPLICATION INFORMATION



7287837

Fig. 2 Application diagram.

Service switch  
(a) colour ON; hue OFF  
(b) colour ON; hue ON  
(c) colour OFF; burst OFF

## COLOUR TRANSIENT IMPROVEMENT CIRCUIT

### GENERAL DESCRIPTION

The TDA4560 is a monolithic integrated circuit for colour transient improvement (CTI) and luminance delay line in gyrator technique in colour television receivers.

### Features


- Colour transient improvement for colour difference signals (R-Y) and (B-Y) with transient detecting-, storage- and switching stages resulting in high transients of colour difference output signals
- A luminance signal path (Y) which substitutes the conventional Y-delay coil with an integrated Y-delay line
- Switchable delay time from 720 ns to 1035 ns in steps of 45 ns
- Output for the option of velocity modulation

### QUICK REFERENCE DATA

Supply voltage (pin 10)	$V_P = V_{10-18}$	typ.	12 V
Supply current (pin 10)	$I_P = I_{10}$	typ.	35 mA
(R-Y) and (B-Y) attenuation	$\alpha_{cd}$	typ.	0 dB
(R-Y) and (B-Y) output transient time	$t_{tr}$	typ.	150 ns
Adjustable Y-delay time	$t_d$		720 to 1035 ns
Y-attenuation	$\alpha_Y$	typ.	7 dB

### PACKAGE OUTLINE

18-lead DIL; plastic (SOT-102CS).



7Z87366.1

Fig. 1 Block diagram.

**FUNCTIONAL DESCRIPTION**

The IC consists of two colour difference channels (B-Y) and (R-Y) and a luminance signal path (Y) as shown in Fig. 1.

**Colour difference channels**

The (B-Y) and (R-Y) colour difference channels consist of a buffer amplifier at the input, a switching stage and an output amplifier. The switching stages, which are controlled by transient detecting stages (differentiators), switch to a value that has been stored at the beginning of the transients. The differentiating stages get their signal direct from the colour difference detecting signal (pins 1 and 2). Two parallel storage stages are incorporated in which the colour difference signals are stored during the transient time of the signal. After a time of about 600 ns they are switched immediately (transient time of 150 ns) to the outputs. The colour difference channels are not attenuated.

**Y-signal path**

The Y-signal input (pin 17) is capacitively coupled to an input clamping circuit. Gyrator delay cells provide a maximum delay of 1035 ns including an additional delay of 45 ns via the fine adjustment switch (S1) at pin 13. Three delay cells are switched with two interstage switches dependent on the voltage at pin 15. Thus three switchable delay times of 90 ns, 180 ns or 270 ns less than the maximum delay time are available. A tuning compensation circuit ensures accuracy of delay time despite process tolerances. The Y-signal path has a 7 dB attenuation as a normal Y-delay coil and can replace this completely. The output is fed to pin 12 via a buffer amplifier. An additional output stage provides a signal of 90 ns less delay at pin 11 for the option of velocity modulation.

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC)

Supply voltage (pin 10)	$V_p = V_{10-18}$	max.	13,2 V
Voltage ranges to pin 18 (ground)			
at pins 1,2,12,15	$V_{n-18}$		0 to $V_p$ V
at pin 11	$V_{11-18}$		0 to $(V_p - 3V)$ V
at pin 17	$V_{17-18}$		0 to 7 V
Voltage ranges			
at pin 7 to pin 6	$V_{7-6}$		0 to 5 V
at pin 8 to pin 9	$V_{8-9}$		0 to 5 V
Currents			
at pins 6,9	$\pm I_{6,9}$	max.	15 mA
at I <sub>7</sub> , I <sub>8</sub> , I <sub>11</sub> , I <sub>12</sub>			internally limited
Total power dissipation	$P_{tot}$	max.	1,1 W
Storage temperature range	$T_{stg}$		-25 to +150 °C
Operating ambient temperature range	$T_{amb}$		0 to +70 °C

**Note**

Pins 3, 4, 5, 6, 9, 13 and 14 d.c. potential not published.

## CHARACTERISTICS

$V_P = V_{10-18} = 12 \text{ V}$ ;  $T_{\text{amb}} = 25 \text{ }^\circ\text{C}$ ; measured in application circuit Fig. 2; unless otherwise specified

parameter	symbol	min.	typ.	max.	unit
<b>Supply (pin 10)</b>					
Supply voltage	$V_P = V_{10-18}$	10,8	12	13,2	V
Supply current	$I_P = I_{10}$	—	35	50	mA
<b>Colour difference channels (pins 1 and 2);</b>					
(R-Y) input voltage (peak-to-peak value) 75% colour bar signal	$V_{1-18}$	—	1,05	—	V
(B-Y) input voltage (peak-to-peak value) 75% colour bar signal	$V_{2-18}$	—	1,33	—	V
Input resistance	$R_{1, 2-18}$	—	12	—	k $\Omega$
Internal bias (input)	$V_{1, 2-18}$	—	4,3	—	V
(B-Y), (R-Y) signal attenuation $\frac{V_8}{V_1}, \frac{V_7}{V_2}$	$\alpha_{cd}$	—	0	—	dB
Output voltage (d.c.)	$V_{7, 8-18}$	—	4,4	—	V
Output current (emitter follower with constant current source 0,65 mA)	$-I_{7,8}$	—	1,2	—	mA
(R-Y) and B-Y) output signal transient time	$t_{tr}$	—	150	—	ns
<b>Y-signal path (pin 17)</b>					
Y-input voltage (composite signal) (peak-to-peak value)	$V_{17-18(p-p)}$	—	1	—	V
Internal bias voltage (during clamping)	$V_{17-18}$	—	1,5	—	V
Input current					
during picture content	$I_{17}$	—	8	—	$\mu\text{A}$
during synchronizing pulse	$-I_{17}$	—	100	—	$\mu\text{A}$
Y-signal attenuation $\frac{V_{11}}{V_{17}}$	$\alpha_Y$	—	8	—	dB
Y-signal attenuation $\frac{V_{12}}{V_{17}}$	$\alpha_Y$	—	7	—	dB
Output voltage (d.c.)	$V_{11-18}$	—	2,3	—	V
Output voltage (d.c.)	$V_{12-18}$	—	10,3	—	V
Output current (emitter follower with constant current source 0,45 mA)	$-I_{11,12}$	—	1,2	—	mA
Frequency response (note 1) $R_{14-18} = 1,2 \text{ k}\Omega$ ; $V_{15-18} = 12 \text{ V}$	$f_{12-17}$	—	5	—	MHz


## CHARACTERISTICS (continued)

parameter	symbol	min.	typ.	max.	unit
<b>Y-signal path (pin 17)</b>					
Adjustable delay (note 2) (switch open)					
at $V_{15-18} = 0$ to $2,5$ V; $R_{14-18} = 1,2$ k $\Omega$	$t_d$	—	720	—	ns
at $V_{15-18} = 3,5$ to $5,5$ V; $R_{14-18} = 1,2$ k $\Omega$	$t_d$	—	810	—	ns
at $V_{15-18} = 6,5$ to $8,5$ V; $R_{14-18} = 1,2$ k $\Omega$	$t_d$	—	900	—	ns
at $V_{15-18} = 9,5$ to $12$ V; $R_{14-18} = 1,2$ k $\Omega$	$t_d$	—	990	—	ns
Fine adjustment delay (switch S1 closed)					
at $V_{13-18} = 0$ V	$\Delta t_d$	—	45	—	ns
Signal delay for velocity modulation (pin 11)	t		$t_d - 90$ ns		
<b>Thermal resistance</b>					
From junction to ambient (in free air)	$R_{th\ j-a}$	—	—	70	K/W

## NOTES TO THE CHARACTERISTICS

1.  $R_{14-18}$  influences the bandwidth.
2. Delay time is proportional to resistor  $R_{14-18}$ .

APPLICATION INFORMATION



7287367.1

- (1) Residual carrier reduced to 20 mV peak-to-peak (R = 1 kΩ, C = 100 pF).
- (2) Switching sequence for delay times shown in Table 1.

Fig. 2 Application diagram and test circuit.

Table 1 Switching sequence for delay times.

connection			voltage at pin 15	delay time (ns)*
(a)	(b)	(c)		
O	O	O	0 to 2,5 V	720
O	O	X	3,5 to 5,5 V	810
O	X	X	6,5 to 8,5 V	900
X	X	X	9,5 to 12 V	990

Where: X = connection closed; O = connection open.

\* When switch (S1) is closed the delay time is increased by 45 ns.



## V.H.F. MIXER/OSCILLATOR CIRCUIT

### GENERAL DESCRIPTION

The TDA5030 performs the v.h.f. mixer, v.h.f. oscillator; SAW filter i.f. amplifier and u.h.f. i.f. amplifier functions in television tuners.

#### Functions:

- A balanced v.h.f. mixer
- An amplitude-controlled v.h.f. local oscillator
- A surface acoustic wave filter i.f. amplifier
- A u.h.f. i.f. preamplifier
- A buffer stage for driving an external prescaler with the local oscillator signal
- A voltage stabilizer
- A u.h.f./v.h.f. switching circuit

### QUICK REFERENCE DATA

Supply voltage (pin 15)	V <sub>p</sub>	10 to 13,2 V
Supply current	I <sub>p</sub>	typ. 42 mA
Frequency range v.h.f. mixer	f	50 to 470 MHz
Storage temperature	T <sub>stg</sub>	-55 to +125 °C
Operating ambient temperature	T <sub>amb</sub>	-25 to +85 °C




Fig. 1 Block diagram.

### PACKAGE OUTLINE

18-lead DIL, plastic (SOT-102).

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage (pin 15)	$V_p$	max.	14 V
Input voltage (pins 1, 2, 4 and 5)	$V_i$		0 to 5 V
Switching voltage (pin 12)	$V_{12}$		0 to 14 V
Output currents	-10,11,13	max.	10 mA
Short-circuit time on outputs (pins 10 and 11)	$t_{ss}$	max.	10 s
Storage temperature	$T_{stg}$		-55 to +125 °C
Operating ambient temperature	$T_{amb}$		-25 to +85 °C
Junction temperature	$T_j$	max.	+125 °C

**THERMAL RESISTANCE**

From junction to ambient	$R_{th\ j-a}$	55 K/W
--------------------------	---------------	--------

**CHARACTERISTICS**

Measured in circuit of Fig. 2;  $V_p = 12\text{ V}$ ;  $T_{amb} = 25\text{ °C}$ ; unless otherwise specified.

parameter	symbol	min.	typ.	max.	unit
<b>Supply</b>					
Supply voltage	$V_{15-3}$	10	—	13,2	V
Supply current	$I_{15}$	—	42	55	mA
Switching voltage v.h.f.	$V_{12}$	0	—	2,5	V
Switching voltage u.h.f.	$V_{12}$	9,5	—	0 to 14	V
Switching current u.h.f.	$I_{12}$	—	—	0,7	mA
<b>V.H.F. mixer (including i.f. amplifier)</b>					
Frequency range	$f$	50	—	470	MHz
Noise figure (pin 2)					
50 MHz	$F$	—	7,5	9	dB
225 MHz	$F$	—	9	10	dB
300 MHz	$F$	—	10	12	dB
Optimum source admittance					
50 MHz	$S_c$	—	0,5	—	mS
225 MHz	$S_c$	—	1,1	—	mS
300 MHz	$S_c$	—	1,2	—	mS
Input conductance					
50 MHz	$G_2$	—	0,23	—	mS
225 MHz	$G_2$	—	0,5	—	mS
300 MHz	$G_2$	—	0,67	—	mS
Input capacitance					
50 MHz	$C_i$	—	3	—	pF
Input voltage for 1% cross-modulation (in channel); $R_p > 1\text{ k}\Omega$ ; tuned circuit with $C_p = 22\text{ pF}$ ; $f_{res} = 36\text{ MHz}$	$V_{2-3}$	97	99	—	dB $\mu$ V

parameter	symbol	min.	typ.	max.	unit
Input voltage for 10 kHz pulling (in channel) at < 300 MHz	V <sub>2-14</sub>	100	—	—	dB $\mu$ V
Voltage gain	A <sub>V</sub>	22,5	24,5	26,5	dB
<b>U.H.F. preamplifier</b> (including i.f. amplifier)					
Input conductance	G <sub>5</sub>	—	0,3	—	mS
Input capacitance	C <sub>5</sub>	—	2,2	—	pF
Noise figure	F	—	5	6	dB
Input voltage for 1% cross-modulation (in channel)	V <sub>5-14</sub>	88	90	—	dB $\mu$ V
Voltage gain	A <sub>V</sub>	31,5	33,5	35,5	dB
Optimum source admittance	G <sub>5</sub>	—	3,3	—	mS
<b>V.H.F. mixer</b>					
Conversion transadmittance	S <sub>c2-6,7</sub>	—	5,7	—	mS
Output impedance	Z <sub>o</sub>	—	1,6	—	k $\Omega$
<b>V.H.F. oscillator</b>					
Frequency range	f	70	—	520	MHz
Frequency shift $\Delta V_p = 10\%$ ; 70 to 330 MHz	$\Delta f$	—	—	200	kHz
Frequency drift $\Delta T = 15$ K; 70 to 330 MHz	$\Delta f$	—	—	250	kHz
Frequency drift from 5 s to 15 min after switching on	$\Delta f$	—	—	200	kHz
<b>SAW filter i.f. amplifier</b>					
Input impedance Z <sub>10,11</sub> = 2 k $\Omega$ , f = 36 MHz	Z <sub>8,9</sub>	—	340+j120	—	$\Omega$
Transimpedance	Z <sub>8,9-10,11</sub>	—	2,9	—	k $\Omega$
Output impedance Z <sub>8,9</sub> = 1,6 k $\Omega$ ; f = 36 MHz	Z <sub>10,11</sub>	—	50+j40	—	$\Omega$
<b>V.H.F. local oscillator buffer stage</b>					
Output voltage R <sub>L</sub> = 75 $\Omega$ ; f < 100 MHz	V <sub>13</sub>	14	20	—	mV
R <sub>L</sub> = 75 $\Omega$ ; f > 100 MHz	V <sub>13</sub>	10	20	—	mV
Output impedance f = 100 MHz	Z <sub>13</sub>	—	130	—	$\Omega$
RF signal on LO output	RF/RF+LO	—	—	-17	dB




Fig. 2 Test circuit.

# DEVELOPMENT DATA

This data sheet contains advance information and specifications are subject to change without notice.



TDA8442

## I<sup>2</sup>C BUS INTERFACE FOR COLOUR DECODERS

### GENERAL DESCRIPTION

The TDA8442 provides control of four analogue functions and has one high-current and two switching outputs. Control of the IC is performed via the two-line, bidirectional I<sup>2</sup>C bus.

### Features

- Four analogue control outputs
- One high-current output port (npn open emitter)
- Two switching output ports (npn collector with internal pull-up resistor)
- I<sup>2</sup>C bus slave receiver
- Power-down reset

### QUICK REFERENCE DATA

Supply voltage	$V_p = V_{9-8}$	typ.	12 V
Supply current (no outputs loaded)	$I_p = I_9$	typ.	12 mA
Total power dissipation (no outputs loaded)	$P_{tot}$	max.	1 W
Operating ambient temperature range	$T_{amb}$		-20 to +70 °C




Fig. 1 Block diagram.

### PACKAGE OUTLINE

16-lead DIL; plastic (SOT-38).




Fig. 2 Pinning diagram.

**PINNING**

1	DAC1	analogue output 1	
2	DAC2	analogue output 2	
3	DAC3	analogue output 3	
4	SDA	serial data line	} I <sup>2</sup> C bus
5	SCL	serial clock line	
6	P2	port 2 npn collector output with internal pull-up resistor	
7	n.c.	not connected	
8	GND	supply return (ground)	
9	Vp	positive supply voltage	
10	n.c.	not connected	
11	P1	port 1 open npn emitter output	
12	P2N	inverted P2 output	
13	n.c.	not connected	
14	n.c.	not connected	
15	n.c.	not connected	
16	DAC0	analogue output 0	

**FUNCTIONAL DESCRIPTION**

**Control**

Analogue control is facilitated by four 6-bit digital-to-analogue converters (DAC0 to DAC3). The values of the output voltages from the DACs are set via the I<sup>2</sup>C bus.

The high-current output port (P1) is suitable for switching between internal and external RGB signals. It is an open npn emitter output capable of sourcing 14 mA (minimum).

The two output ports (P2 and P2N) can be used for NTSC/PAL switching. These are npn collector outputs with internal pull-up resistors of 10 kΩ (typical). Both outputs are capable of sinking up to 2 mA with a voltage drop of less than 400 mV. If one output is programmed to be LOW, then the other output will be HIGH, and vice versa.

**Reset**

The power-down-reset mode occurs whenever the positive supply voltage falls below 8,5 V (typical) and resets all registers to a defined state.

**OPERATION**

**Write**

The TDA8442 is controlled via the I<sup>2</sup>C bus (specifications for the I<sup>2</sup>C bus will be supplied on request). Programming of the TDA8442 is performed using the format shown in Fig. 3.





Fig. 3 TDA8442 programming format.

Acknowledge (A) is generated by the TDA8442 only when a valid address is received and the device is not in the power-down-reset mode (V<sub>p</sub> > 8,5 V (typ)).

**Control**

Control is implemented by the instruction bytes POD (port output data) and DACX (digital-to-analogue convertor control) together with the corresponding data/control bytes (see Fig. 4).

DEVELOPMENT DATA



x = don't care

Fig. 4 Control programming.

**POD bit P1.** If a '1' is programmed, the P1 output is forced HIGH. If a '0' is programmed or after a power-down-reset, the P1 output is LOW (high-impedance state).

**POD bit P2/P2N.** If a '1' is programmed, the P2 output goes HIGH and the P2N output goes LOW. If a '0' is programmed, or after a power-down-reset, the P2 output is LOW and the P2N output is HIGH.

**DAX bits AX5 to AX0.** The digital-to-analogue convertor selected corresponds to the decimal equivalent of the two bits X1 and X0. The output voltage of the selected DAC is programmed using bits AX5 to AX0, the lowest value being with all data AX5 to AX0 at '0' or when power-down-reset has been activated.

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage range (pin 9)	V <sub>p</sub>	-0,3 to +13,2 V
Input/output voltage ranges		
(pin 4)	V <sub>SDA</sub>	-0,3 to +13,2 V
(pin 5)	V <sub>SCL</sub>	-0,3 to +13,2 V
(pin 6)	V <sub>P2</sub>	-0,3 to V <sub>p</sub> * V
(pin 12)	V <sub>P2N</sub>	-0,3 to V <sub>p</sub> * V
(pin 11)	V <sub>P1</sub>	-0,3 to V <sub>p</sub> * V
(pins 1 to 3 and pin 16)	V <sub>DAX</sub>	-0,3 to V <sub>p</sub> * V
Total power dissipation	P <sub>tot</sub>	max. 1 W
Operating ambient temperature range	T <sub>amb</sub>	-20 to +70 °C
Storage temperature range	T <sub>stg</sub>	-55 to +125 °C

**CHARACTERISTICS**

T<sub>amb</sub> = +25 °C; V<sub>p</sub> = 12 V; unless otherwise specified

parameter	symbol	min.	typ.	max.	unit
<b>Supplies</b>					
Supply voltage (pin 9)	V <sub>p</sub>	10,8	12,0	13,2	V
Supply currents (no outputs loaded) (pin 9)	I <sub>p</sub>	-	12	-	mA
<b>I<sup>2</sup>C bus inputs SDA (pin 4) and SCL (pin 5)</b>					
Input voltage HIGH (note 1)	V <sub>IH</sub>	3,0	-	V <sub>p</sub> -1	V
Input voltage LOW	V <sub>IL</sub>	-0,3	-	1,5	V
Input current HIGH (note 1)	I <sub>IH</sub>	-	-	10	μA
Input current LOW (note 1)	I <sub>IL</sub>	-	-	10	μA
<b>I<sup>2</sup>C bus output SDA (pin 4) (open collector)</b>					
Output voltage LOW at I <sub>OL</sub> = 3,0 mA	V <sub>OL</sub>	-	-	0,4	V
Maximum output sink current	I <sub>OL</sub>	-	5	-	mA

\* Pin voltage may exceed V<sub>p</sub> if the current in that pin is limited to 10 mA.



parameter	symbol	min.	typ.	max.	unit
<b>Ports P2 and P2N</b> (pins 6 and 12) (npn collector output with pull-up resistor to V <sub>p</sub> )					
Internal pull-up resistor to V <sub>p</sub>	R <sub>O</sub>	5	10	15	kΩ
Output voltage LOW at I <sub>OL</sub> = 2 mA	V <sub>OL</sub>	—	—	0,4	V
Maximum output sink current	I <sub>OL</sub>	2	5	—	mA
<b>Port P1</b> (pin 11) (open npn emitter output)					
Output current HIGH at 0 < V <sub>O</sub> < V <sub>p</sub> - 1,5 V	I <sub>OH</sub>	14	—	—	mA
Output leakage current at 0 < V <sub>O</sub> < V <sub>p</sub> V	I <sub>OL</sub>	—	—	100	μA
<b>Digital-to-analogue outputs</b>					
<b>Output DAC0</b> (pin 16)					
Maximum output voltage (unloaded) (note 2)	V <sub>Omax</sub>	3,0	—	—	V
Minimum output voltage (unloaded) (note 2)	V <sub>Omin</sub>	—	—	1,0	V
Positive value of smallest step (1 lsb) (note 2)	V <sub>Olsb</sub>	0	—	100	mV
Deviation from linearity		—	—	150	mV
Output impedance at -2 < I <sub>O</sub> < +2 mA	Z <sub>O</sub>	—	—	70	Ω
Maximum output source current	-I <sub>OH</sub>	2	—	6,0	mA
Maximum output sink current	I <sub>OL</sub>	2	8	—	mA
<b>Output DAC1</b> (pin 1)					
Maximum output voltage (unloaded) (note 2)	V <sub>Omax</sub>	4,0	—	—	V
Minimum output voltage (unloaded) (note 2)	V <sub>Omin</sub>	—	—	1,7	V
Positive value of smallest step (1 lsb) (note 2)	V <sub>Olsb</sub>	0	—	120	mV
Deviation from linearity		—	—	170	mV
Output impedance at -2 < I <sub>O</sub> < +2 mA	Z <sub>O</sub>	—	—	70	Ω
Maximum output source current	-I <sub>OH</sub>	2	—	6,0	mA
Maximum output sink current	I <sub>OL</sub>	2	8	—	mA

DEVELOPMENT DATA

## CHARACTERISTICS (continued)

parameter	symbol	min.	typ.	max.	unit
<b>Output DAC2 (pin 2)</b>					
Maximum output voltage (unloaded) (note 2)	V <sub>Omax</sub>	4,0	—	—	V
Minimum output voltage (unloaded) (note 2)	V <sub>Omin</sub>	—	—	1,7	V
Positive value of smallest step (1 lsb) (note 2)	V <sub>Olsb</sub>	0	—	120	mV
Deviation from linearity		—	—	170	mV
Output impedance at -2 < I <sub>O</sub> < +2 mA	Z <sub>O</sub>	—	—	70	Ω
Maximum output source current	-I <sub>OH</sub>	2	—	6,0	mA
Maximum output sink current	I <sub>OL</sub>	2	8	—	mA
<b>Output DAC3 (pin 3)</b>					
Maximum output voltage (unloaded) (note 2)	V <sub>Omax</sub>	10,0	—	—	V
Minimum output voltage (unloaded) (note 2)	V <sub>Omin</sub>	—	—	1,0	V
Positive value of smallest step (1 lsb) (note 2)	V <sub>Olsb</sub>	0	—	350	mV
Deviation from linearity		—	—	0,50	V
Output impedance at -2 < I <sub>O</sub> < +2 mA	Z <sub>O</sub>	—	—	70	Ω
Maximum output source current	-I <sub>OH</sub>	2	—	6,0	mA
Maximum output sink current	I <sub>OL</sub>	2	8	—	mA
<b>Power-down reset</b>					
Maximum value of V <sub>p</sub> at which power-down reset is active	V <sub>PD</sub>	6	—	10	V
Rise time of V <sub>p</sub> during power-on (V <sub>p</sub> rising from 0 V to V <sub>PD</sub> )	t <sub>r</sub>	5	—	—	μs

## Notes to the characteristics


1. If V<sub>p</sub> < 1 V, the input current is limited to 10 μA at input voltages up to 13,2 V.
2. Values are proportional to V<sub>p</sub>.

**I<sup>2</sup>C BUS TIMING**

Bus loading conditions: 4 kΩ pull-up resistor to +5 V; 200 pF capacitor to GND.  
 All values are referred to V<sub>IH</sub> = 3 V and V<sub>IL</sub> = 1,5 V.

parameter	symbol	min.	typ.	max.	unit
Bus free before start	t <sub>BUF</sub>	4,0	—	—	μs
Start condition set-up time	t <sub>SU,STA</sub>	4,0	—	—	μs
Start condition hold time	t <sub>HD,STA</sub>	4,0	—	—	μs
LOW period SCL, SDA	t <sub>LOW</sub>	4,0	—	—	μs
HIGH period SCL	t <sub>HIGH</sub>	4,0	—	—	μs
Rise time SCL, SDA	t <sub>R</sub>	—	—	1,0	μs
Fall time SCL, SDA	t <sub>F</sub>	—	—	0,30	μs
Data set-up time (write)	t <sub>SU,DAT</sub>	0,25	—	—	μs
Data hold time (write)	t <sub>HD,DAT</sub>	0	—	—	μs
Acknowledge (from TDA8442) set-up time	t <sub>SU,ACK</sub>	—	—	2,0	μs
Acknowledge (from TDA8442) hold time	t <sub>HD,ACK</sub>	0	—	—	μs
Stop condition set-up time	t <sub>SU,STO</sub>	4,0	—	—	μs

DEVELOPMENT DATA



7295246

Reference levels are 10 and 90%

Fig. 5 I<sup>2</sup>C bus timing, TDA8442.



Purchase of Philips' I<sup>2</sup>C components conveys a license under the Philips' I<sup>2</sup>C patent to use the components in the I<sup>2</sup>C-system provided the system conforms to the I<sup>2</sup>C specifications defined by Philips.



## PREAMPLIFIER FOR INFRARED REMOTE CONTROL TRANSMISSION




Fig. 1 Block diagram.

### Features

- Three differential amplifier stages; two of which are gain controlled.
- The a.g.c. time-constant can be determined externally.
- Comparator for improving the noise performance, with adjustable threshold.
- Low current consumption.
- Active filter that obviates the use of a coil.
- Open collector output, TTL compatible.

### QUICK REFERENCE DATA

Supply voltage	$V_{CC}$	typ.	12 V
Supply current	$I_{CC}$	typ.	17 mA
Voltage gain without comparator	$G_v$	typ.	100 dB
Operating ambient temperature range	$T_{amb}$		0 to + 70 °C

### PACKAGE OUTLINE

16-lead DIL; plastic (SOT-38).

## GENERAL AND FUNCTIONAL DESCRIPTION

The TDB2033 comprises a preamplifier (impedance converter) and the operational amplifier for an active filter, of which the filter characteristic is determined by external components. This is followed by a 3-stage amplifier, of which the first and second stages are gain controlled. The control time-constant is determined by an external electrolytic capacitor. The time-constant of the demodulator is determined in the same way, by an external smoothing capacitor.

The demodulator output is externally connected to the input of a symmetrical comparator, with a threshold voltage matched to the available noise level by an external potential divider at pin 10.

The comparator output is an open-collector (n-p-n) which is made TTL compatible by connecting a collector load resistor to 5 V.

The output signal can easily be inverted by interchanging the comparator inputs at pins 8 and 10. These features allow a competitively priced preamplifier for infrared remote control to be constructed with the TDB2033. The outstanding feature is the active filter that obviates the use of a coil.

### Caution

Due to the high gain of the TDB2033, special attention has to be given to grounding and shielding, when mounting the device.

### RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

		min.	max.	
Supply voltage	$V_P = V_{11-3}$	0	+ 15	V
Voltages on:				
pin 1	$V_{1-3}$	0	$V_{2-3}$	V
pins 2, 13 and 14	$V_{2,13,14}$	0	$V_{4-3}$	V
pins 5, 6, 7, 12 and 16	$V_n$	0	$V_P$	V
pins 8 and 10	$V_{8,10}$	$V_P/4$	$V_P$	V
pin 9	$V_9$	0	+ 15	V
pin 16 with respect to pin 15	$V_{16-15}$	0	+ 6,5	V
Currents at:				
pin 4	$ I_4 $	max.	15	mA
pins 8, 10 and 15	$ I_{8,10,15} $	max.	5	mA
pins 6 and 9	$ I_{6,9} $	max.	20	mA
Total power dissipation per package	$P_{tot}$	max.	330	mW
Operating ambient temperature range	$T_{amb}$		0 to + 70	°C
Storage temperature range	$T_{stg}$		-20 to + 125	°C

**CHARACTERISTICS**

$V_P = 12\text{ V}$ ;  $T_{\text{amb}} = 25\text{ }^\circ\text{C}$ ; measured in Fig. 2; unless otherwise specified

		min.	typ.	max.	
Supply voltage	$V_P = V_{11-3}$	10	12	15	V
Supply current	$I_P = I_{11}$	—	17	—	mA
<b>Total circuit</b>					
Voltage gain ( $V_{5-3}/V_{1-3}$ )	$G_V$	—	100	—	dB
Required input voltage for obtaining comparator switching (peak-to-peak value) $V_{10-3} = 6,6\text{ V}$	$V_{1-3}$ (p-p)	—	150	—	$\mu\text{V}$
Bandwidth without filter	B	—	2	—	MHz
<b>Preamplifier</b>					
Input resistance	$R_{1-3}$	—	25	—	$\text{k}\Omega$
Output current	$I_2$	—	200	—	$\mu\text{A}$
Voltage gain	$G_V$	—	18	—	dB
<b>Active filter</b>					
Voltage gain ( $V_{15-3}/V_{16-3}$ )	$G_V$	—	0,98	1	
<b>A.G.C. amplifier and demodulator</b>					
Input resistance	$R_{14-3}$	—	8,5	—	$\text{k}\Omega$
Output resistance					
pin 7	$R_{7-3}$	—	22	—	$\text{k}\Omega$
pin 5	$R_{5-3}$	—	5	—	$\text{k}\Omega$
Voltage gain at $V_{6-3} = 0\text{ V}$	$G_V$	—	84	—	dB
Noise voltage at the demodulator (r.m.s. value)	$V_{5-3}$ (rms)	—	0,5	—	V
Control range of voltage gain	$\Delta G_V$	—	60	—	dB
<b>Comparator (open-collector output)</b>					
Input resistance	$R_{8-3} = R_{10-3}$	—	500	—	$\text{k}\Omega$
Input current	$I_8 = I_{10}$	—	3,5	5	$\mu\text{A}$
Output voltage LOW at $I_{9L} = 5\text{ mA}$	$V_{9L}$	—	0,22	0,4	V
Output leakage current HIGH at $V_{9H} = 15\text{ V}$	$ I_{9H} $	—	—	1	$\mu\text{A}$




Fig. 2 Test circuit.




Fig. 3 Sine-wave test signal at input pin 1 for modulating input pulses.






Fig. 4 Voltage  $V_{5.3}$  at the demodulator output (pin 5) and the control voltage  $V_{6.3}$  (pin 6) as a function of the peak-to-peak input voltage  $V_{1.3}$  (p-p) (pin 1).

—  $V_{5.3}$ ; ---  $V_{6.3}$ .




Fig. 5 Voltage  $V_{7-3}$  at the demodulator output (pin 7) and the comparator threshold voltage  $V_{10-3}$  (pin 10) as a function of the peak-to-peak input voltage  $V_{1-3}$  (p-p) (pin 1).

—  $V_{7-3}$ ; - - -  $V_{10-3}$  (externally adjustable)

7Z84670




Fig. 6 Frequency response of the active filter using the peripheral circuitry shown in Fig. 2.

APPLICATION INFORMATION




Fig. 7 The TDB2033 used as preamplifier for infrared remote control signals from the SAB3021 transmitter.

APPLICATION INFORMATION (continued)




Fig. 8 Similar circuit to that given in Fig. 7, but with LC-input circuit to permit increased operating range and greater immunity to ambient light.




Fig. 9 Component side of printed-circuit board showing component layout used for the circuit of Fig. 7.




Fig. 10 Track side of printed-circuit board used for the circuit of Fig. 7; p.c. board dimensions 53 mm x 23 mm.



## PAL COLOUR ENCODER AND VIDEO SUMMER

The TEA1002 is mainly intended for video games, add-on teletext applications and colour bar generators for video test equipment. It is a bipolar integrated circuit which converts binary colour information into a PAL composite video output suitable for driving a v.h.f./u.h.f. modulator.

### QUICK REFERENCE DATA

Supply voltage (pin 10)	$V_P = V_{10-16}$	nom.	12 V
Supply current at $V_P = 12$ V	$I_P = I_{10}$	typ.	70 mA
Input voltages (pins, 1, 2, 3, 4, 5, 12, 15, 18)			
LOW	$V_{IL}$	$\leq$	0,8 V
HIGH	$V_{IH}$	$\geq$	2,0 V
Composite video output voltage (pin 8) peak-to-peak value	$V_{8-16(p-p)}$	typ.	3 V
Operating ambient temperature range	$T_{amb}$		-20 to +65 °C




Fig. 1 Block diagram.

### PACKAGE OUTLINE

18-lead DIL; plastic (SOT-102CS).




Fig. 2 Pinning diagram.

**GENERAL DESCRIPTION**

The TEA1002 PAL colour encoder and video summer IC has an internal 8,86 MHz oscillator from which the 4,43 MHz (R-Y) and B-Y waveforms are generated. For use in TV games systems, a 3,54 MHz clock output is provided which is buffered via the 2621 sync generator IC. The TEA1002 accepts timing signals (composite sync burst gate, PAL switch and composite blanking) from the 2621 and 4-bit binary coded logic inputs giving colour information from the 2636 programmable video interface IC. The resulting output, which has an adjustable d.c. level, is a 16 colour (including black and white) composite video signal, based on 75% colour bars. Alternatively, with one of the colour inputs connected to ground and the d.c. adjustment disabled, the TEA1002 can be used as a general purpose video encoder providing standard 95% colour bars from RGB logic inputs, suitable for applications such as add-on teletext.

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage (pin 10)	$V_P = V_{10-16}$	max. 13,2 V
Input voltage (pins 1, 2, 3, 4, 5, 12, 15, 18)		
HIGH	$V_{IH}$	max. $V_P$ V
Storage temperature range	$T_{stg}$	-25 to +125 °C
Operating ambient temperature range	$T_{amb}$	-20 to +65 °C



**CHARACTERISTICS**

$T_{amb} = 25\text{ }^{\circ}\text{C}$ ;  $V_P = 12\text{ V}$ ; measured in Fig. 8; unless otherwise specified

		min.	typ.	max.
Supply voltage	$V_P = V_{10-16}$	10,8	12	13,2 V
Supply current	$I_P = I_{10}$	—	70	— mA
<b>Clock output (pin 17) (notes 1 and 2, Fig. 6)</b>				
Clock cycle time	T	—	282	— ns
Output voltage (peak-to-peak value) measured into 30 pF load capacitance	$V_{17-16(p-p)}$	4	—	6 V
Output rise time into 30 pF load	$t_r$	—	4	30 ns
Output fall time into 30 pF load	$t_f$	—	10	30 ns
Clock pulse width LOW measured at +0,8 V after restoration	$t_L$	100	140	— ns
Clock pulse width HIGH measured at +2,4 V after restoration	$t_H$	100	130	— ns
<b>Oscillator stability (pins 13, 14) (notes 3 and 4)</b>				
Variation in internal 4,43 MHz reference clock frequency temperature range: -20 to +25 °C	$\Delta f_{osc}/\Delta T$	—	-0,8	— Hz/K
+25 to +70 °C	$\Delta f_{osc}/\Delta T$	—	-2,6	— Hz/K
supply voltage range: 10,8 to 13,2 V	$\Delta f_{osc}/\Delta V_P$	—	-25	— Hz/V
<b>Timing inputs (pins 5, 12, 15, 18) (Fig. 3)</b>				
Input voltage LOW	$V_{IL}$	—	—	0,8 V
Input voltage HIGH	$V_{IH}$	2	—	$V_P$ V
Input current LOW (d.c.); $V_I = 0\text{ V}$	$I_{IL}$	—	—	100 $\mu\text{A}$
Input current HIGH (d.c.); $V_I = 12\text{ V}$	$I_{IH}$	—	—	100 $\mu\text{A}$
Input capacitance	$C_I$	—	—	10 pF
Input rise and fall times	$t_r, t_f$	—	—	200 ns
<b>Colour code inputs (pins 1, 2, 3, 4) (note 6)</b>				
Input voltage LOW	$V_{IL}$	—	—	0,8 V
Input voltage HIGH	$V_{IH}$	2	—	$V_P$ V
Input current LOW (d.c.); $V_I = 0\text{ V}$	$I_{IL}$	—	—	100 $\mu\text{A}$
Input current HIGH (d.c.); $V_I = 12\text{ V}$	$I_{IH}$	—	—	100 $\mu\text{A}$
Input capacitance	$C_I$	—	—	10 pF

**CHARACTERISTICS** (continued)

	min.	typ.	max.
Composite video output (pin 8) (note 5, Table 1)			
Output voltage (peak-to-peak value) sync tip to white	V <sub>8-16(p-p)</sub>	3	V
Residual chroma voltage on white (r.m.s. value) (4,43 MHz)	V <sub>8-16(rms)</sub>	30	mV
Sync tip d.c. levels			
for V <sub>9-16</sub> = 12 V	V <sub>8-16</sub>	5,1	V
for V <sub>9-16</sub> < 9 V	V <sub>8-16</sub>	2,6	V
<b>D.C. output adjustment</b> (pin 9)			
D.C. adjustment voltage range where $\Delta V_{8-16} = \Delta V_{9-16}$	V <sub>9-16</sub>	9,5	12 V
Applied voltages to guarantee 75% colour bars	V <sub>9-16</sub>	4	V
95% colour bars	V <sub>9-16</sub>	—	3 V
<b>Chroma band limiting</b> (pin 11)			
Internal impedance at pin 11	Z <sub>i</sub>	1,5	kΩ

**Notes**

- This circuit assumes capacitive coupling to the N-MOS games IC (see Fig. 5).
- The integrated circuit gates the CBF and CSYNC signals to provide a 'frame offset' which lengthens two clock periods by 56 ns every field. This provides a subcarrier/line frequency relationship of  $f_{sc} = 283\frac{3}{4} f_l + 25$  Hz which gives an optimum picture response.
- These figures hold for a typical quartz crystal as specified below:  
Crystal catalogue no. 4322 143 04051, used in series with 20 pF trimmer capacitance (C<sub>L</sub>).  
motional resistance (R1): typ. 15 Ω; max. 60 Ω  
static capacitance (C0): typ. 5 pF; max. 6 pF.
- These figures exclude the temperature dependence of the crystal and load capacitance (C<sub>L</sub>).
- The chroma/luminance phase inequality can be compensated by an external delay line connected between pins 6 and 7 (see Fig. 8).  
For measurements on the composite video output use the circuit as shown in Fig. 7.
- To generate standard colour bar signals, pin 1 must be grounded externally.

**APPLICATION INFORMATION**

The function is described against the corresponding pin number

**1. Inverting logic input**

When this pin is connected to ground, the logic inputs on pins 2, 3 and 4 are decoded as R, G and B respectively and the chrominance signal at the output is at its full amplitude. If this pin is taken HIGH (> 2 V) the logic inputs are decoded as  $\bar{R}$ ,  $\bar{G}$  and  $\bar{B}$  and the chrominance signal is reduced to half its full amplitude (see Table 1).

**2, 3, 4. Red, green and blue logic inputs****5. Composite sync input**

This pin requires a negative logic composite sync signal ( $\overline{\text{CSYNC}}$ ). The signal is also gated with CBF to control a frame offset phase adjustment for the 3,54 MHz clock (see pins 13 and 14).

**6, 7. Luminance delay line**

The combined luminance and sync signal appearing at pin 6 must be d.c. coupled to pin 7 via an appropriate luminance delay line or resistor network. The resistors must have a tolerance of  $\pm 5\%$  (see Fig. 7).

**8. Composite video output**

The output is internally buffered by an emitter follower stage giving a nominal output voltage of 3 V sync-white. The d.c. level is temperature compensated and can be continuously adjusted over a nominally 2,5 V range via an input on pin 9.

**9. D.C. adjustment and colour bar switch**

This pin provides the dual function of d.c. level adjustment for the composite video output stage and colour bar standard selection. An adjustment of  $V_{9.16}$  from 9,5 V to 12 V will cause a corresponding change of output sync tip level from 3 V to 5,5 V (nominal values).

With  $V_{9.16} \geq 4$  V the luminance levels are set to give 75% (E.B.U.) colour signals when using the RGB inputs with pin 1 grounded. With  $V_{9.16} \leq 3$  V the output levels will be changed to give 95% (B.B.C.) colour signals (see Table 1). Thus d.c. adjustment can only be obtained with 75% colours.

**10. Supply voltage (+ 12 V)****11. Chroma band limiting**

This pin is connected internally to the chrominance summing junction and may be used to limit the bandwidth of the chroma signal by connecting it to a 4,43 MHz tuned filter via a blocking capacitor. The internal impedance is nominally 1,5 k $\Omega$ . If a filter is used at this point, then the delay of the chroma signals must be compensated by an appropriate luminance delay line between pins 6 and 7.

**12. PAL switch**

This pin requires a logic signal at half line frequency to control the phase of the (R-Y) modulator and the burst signal.

**13, 14. 8,86 MHz crystal**

An 8,86238 MHz crystal in series with a trimmer capacitor is connected between these pins to form part of an oscillator. The output of the oscillator is divided to provide the four subcarrier phases required in the encoder.

The 8,86 MHz signal is also divided by 2½ to give a 3,54 MHz clock input to the 2621 sync generator IC. A phase correction is made after every field to ensure the correct subcarrier to line frequency relationship.

**15. Colour burst flag**

This pin requires a positive logic signal to enable the colour burst encoder.

**16. Ground (0 V)****17. Clock output**

The 3,54 MHz clock signal from this pin must be a.c. coupled to the 2621 sync generator IC.

**18. Composite blanking**

This pin requires a positive logic composite blanking signal. The colour logic inputs at pins 1 to 4 are gated to logic '0' when this input is HIGH.

## APPLICATION INFORMATION (continued)

Table 1. Logic inputs and composite video output

	inputs				colour	nominal outputs			
	pin 2	pin 3	pin 4	pin 1		luminance $V_{9.16} \geq 4 \text{ V}$ (%)	luminance $V_{9.16} \leq 3 \text{ V}$ (%)	chroma phase (degrees)	chroma amplitude (% black-white)
	R	G	B	INV					
1	0	0	0	0	black	0	0	—	—
2	1	0	0	0	red	22,5	47,5	103	± 48
3	0	1	0	0	green	44	69	241	± 44
4	1	1	0	0	yellow	66,5	91,5	167	± 33
5	0	0	1	0	blue	8,5	33,5	347	± 33
6	1	0	1	0	magenta	31	56	61	± 44
7	0	1	1	0	cyan	52,5	77,5	283	± 48
8	1	1	1	0	white	100	100	—	—
						75% (E.B.U.) colour bars			
							95% (B.B.C.) colour bars		
9	0	0	0	1	grey	75	100	—	—
10	1	0	0	1	cyan	52,5	77,5	283	± 24
11	0	1	0	1	magenta	31	56	61	± 22
12	1	1	0	1	blue	8,5	33,5	347	± 17
13	0	0	1	1	yellow	66,5	91,5	167	± 17
14	1	0	1	1	green	44	69	241	± 22
15	0	1	1	1	red	22,5	47,5	103	± 24
16	1	1	1	1	black	0	0	—	—




Fig. 3 Timing diagram (signals supplied from sync generator IC).




Fig. 4 Safe operating area for load resistor ( $R_L$ ) at pin 8 as a function of sync tip d.c. position.




Fig. 5 Clock coupling circuit.




Fig. 6 Clock output waveform at pin 17 to the input of the 2621.





Fig. 7 Connections for pins 6 and 7 when no luminance delay line is used.



7284854

(1) TOKO 7 P series coil 78 R former.  
 (2) See derating curve Fig. 4.

Fig. 8 Internal circuit details and typical external connections.






## PACKAGE OUTLINES



14-LEAD DUAL IN-LINE; PLASTIC (SOT-27K,M,T)



- ⊕ Positional accuracy.
- (M) Maximum Material Condition.

- (1) Centre-lines of all leads are within  $\pm 0,127$  mm of the nominal position shown; in the worst case, the spacing between any two leads may deviate from nominal by  $\pm 0,254$  mm.
- (2) Lead spacing tolerances apply from seating plane to the line indicated.

Dimensions in mm

SOLDERING

1. By hand

Apply the soldering iron below the seating plane (or not more than 2 mm above it).

If its temperature is below 300 °C it must not be in contact for more than 10 seconds; if between 300 °C and 400 °C, for not more than 5 seconds.

2. By dip or wave


The maximum permissible temperature of the solder is 260 °C; this temperature must not be in contact with the joint for more than 5 seconds. The total contact time of successive solder waves must not exceed 5 seconds.

The device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified storage maximum. If the printed-circuit board has been pre-heated, forced cooling may be necessary immediately after soldering to keep the temperature within the permissible limit.

3. Repairing soldered joints

The same precautions and limits apply as in (1) above.

16-LEAD DUAL IN-LINE; PLASTIC (SOT-38)



- ⊕ Positional accuracy.
- Ⓜ Maximum Material Condition.

- (1) Centre-lines of all leads are within  $\pm 0,127$  mm of the nominal position shown; in the worst case, the spacing between any two leads may deviate from nominal by  $\pm 0,254$  mm.
- (2) Lead spacing tolerances apply from seating plane to the line indicated.

Dimensions in mm

SOLDERING

1. By hand

Apply the soldering iron below the seating plane (or not more than 2 mm above it). If its temperature is below 300 °C it must not be in contact for more than 10 seconds; if between 300 °C and 400 °C, for not more than 5 seconds.

2. By dip or wave


The maximum permissible temperature of the solder is 260 °C; this temperature must not be in contact with the joint for more than 5 seconds. The total contact time of successive solder waves must not exceed 5 seconds.

The device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified storage maximum. If the printed-circuit board has been pre-heated, forced cooling may be necessary immediately after soldering to keep the temperature within the permissible limit.

3. Repairing soldered joints

The same precautions and limits apply as in (1) above.

16-LEAD DUAL IN-LINE; PLASTIC (SOT-38DE)



⊕ Positional accuracy.

(M) Maximum Material Condition.

- (1) Centre-lines of all leads are within  $\pm 0,127$  mm of the nominal position shown; in the worst case, the spacing between any two leads may deviate from nominal by  $\pm 0,254$  mm.
- (2) Lead spacing tolerances apply from seating plane to the line indicated.

Dimensions in mm

SOLDERING

1. By hand

Apply the soldering iron below the seating plane (or not more than 2 mm above it).

If its temperature is below 300 °C it must not be in contact for more than 10 seconds; if between 300 °C and 400 °C, for not more than 5 seconds.

2. By dip or wave


The maximum permissible temperature of the solder is 260 °C; this temperature must not be in contact with the joint for more than 5 seconds. The total contact time of successive solder waves must not exceed 5 seconds.

The device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified storage maximum. If the printed-circuit board has been pre-heated, forced cooling may be necessary immediately after soldering to keep the temperature within the permissible limit.

3. Repairing soldered joints

The same precautions and limits apply as in (1) above.

16-LEAD DUAL IN-LINE; PLASTIC WITH INTERNAL HEAT SPREADER  
(SOT-38WE-2)



⊕ Positional accuracy.

Ⓜ Maximum Material Condition.

- (1) Centre-lines of all leads are within  $\pm 0,127$  mm of the nominal position shown; in the worst case, the spacing between any two leads may deviate from nominal by  $\pm 0,254$  mm.
- (2) Lead spacing tolerances apply from seating plane to the line indicated.

Dimensions in mm

SOLDERING

1. By hand

Apply the soldering iron below the seating plane (or not more than 2 mm above it).

If its temperature is below 300 °C it must not be in contact for more than 10 seconds; if between 300 °C and 400 °C, for not more than 5 seconds.

2. By dip or wave


The maximum permissible temperature of the solder is 260 °C; this temperature must not be in contact with the joint for more than 5 seconds. The total contact time of successive solder waves must not exceed 5 seconds.

The device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified storage maximum. If the printed-circuit board has been pre-heated, forced cooling may be necessary immediately after soldering to keep the temperature within the permissible limit.

3. Repairing soldered joints

The same precautions and limits apply as in (1) above.

16-LEAD DUAL IN-LINE; PLASTIC (SOT-38Z)



- ⊕ Positional accuracy.
- (M) Maximum Material Condition.

- (1) Centre-lines of all leads are within  $\pm 0,127$  mm of the nominal position shown; in the worst case, the spacing between any two leads may deviate from nominal by  $\pm 0,254$  mm.
- (2) Lead spacing tolerances apply from seating plane to the line indicated.

Dimensions in mm

SOLDERING

1. By hand

Apply the soldering iron below the seating plane (or not more than 2 mm above it).

If its temperature is below 300 °C it must not be in contact for more than 10 seconds; if between 300 °C and 400 °C, for not more than 5 seconds.

2. By dip or wave


The maximum permissible temperature of the solder is 260 °C; this temperature must not be in contact with the joint for more than 5 seconds. The total contact time of successive solder waves must not exceed 5 seconds.

The device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified storage maximum. If the printed-circuit board has been pre-heated, forced cooling may be necessary immediately after soldering to keep the temperature within the permissible limit.

3. Repairing soldered joints

The same precautions and limits apply as in (1) above.

16-LEAD QUADRUPLE IN-LINE; PLASTIC (SOT-58)



- ⊕ Positional accuracy.
- Ⓜ Maximum Material Condition.
- (1) Centre-lines of all leads are within  $\pm 0,127$  mm of the nominal position shown; in the worst case, the spacing between any two leads may deviate from nominal by  $\pm 0,254$  mm.
- (2) Lead spacing tolerances apply from seating plane to the line indicated.

Dimensions in mm

SOLDERING

1. By hand

Apply the soldering iron below the seating plane (or not more than 2 mm above it). If its temperature is below 300 °C it must not be in contact for more than 10 seconds; if between 300 °C and 400 °C, for not more than 5 seconds.

2. By dip or wave



The maximum permissible temperature of the solder is 260 °C; this temperature must not be in contact with the joint for more than 5 seconds. The total contact time of successive solder waves must not exceed 5 seconds.  
The device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified storage maximum. If the printed-circuit board has been pre-heated, forced cooling may be necessary immediately after soldering to keep the temperature within the permissible limit.

3. Repairing soldered joints

The same precautions and limits apply as in (1) above.



8-LEAD DUAL IN-LINE; PLASTIC (SOT-97A)



⊕ Positional accuracy.

Ⓜ Maximum Material Condition.

(1) Centre-lines of all leads are within  $\pm 0,127$  mm of the nominal position shown; in the worst case, the spacing between any two leads may deviate from nominal by  $\pm 0,254$  mm.

(2) Lead spacing tolerances apply from seating plane to the line indicated.

(3) Only for devices with asymmetrical end-leads.

Dimensions in mm

SOLDERING

1. By hand

Apply the soldering iron below the seating plane (or not more than 2 mm above it).

If its temperature is below 300 °C it must not be in contact for more than 10 seconds; if between 300 °C and 400 °C, for not more than 5 seconds.

2. By dip or wave




The maximum permissible temperature of the solder is 260 °C; this temperature must not be in contact with the joint for more than 5 seconds. The total contact time of successive solder waves must not exceed 5 seconds.

The device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified storage maximum. If the printed-circuit board has been pre-heated, forced cooling may be necessary immediately after soldering to keep the temperature within the permissible limit.

3. Repairing soldered joints

The same precautions and limits apply as in (1) above.

24-LEAD DUAL IN-LINE; PLASTIC (SOT-101A)




- ⊕ Positional accuracy.
- Ⓜ Maximum Material Condition.

- (1) Centre-lines of all leads are within  $\pm 0,127$  mm of the nominal position shown; in the worst case, the spacing between any two leads may deviate from nominal by  $\pm 0,254$  mm.
- (2) Lead spacing tolerances apply from seating plane to the line indicated.
- (3) Index may be horizontal as shown, or vertical.

Dimensions in mm

24-LEAD DUAL IN-LINE; PLASTIC (WITH INTERNAL HEAT SPREADER) (SOT-101A, B)






Dimensions in mm

⊕ Positional accuracy.

Ⓜ Maximum Material Condition.

- (1) Centre-lines of all leads are within  $\pm 0.127$  mm of the nominal position shown; in the worst case, the spacing between any two leads may deviate from nominal by  $\pm 0.254$  mm.
- (2) Lead spacing tolerances apply from seating plane to the line indicated.
- (3) Index may be horizontal as shown, or vertical.

18-LEAD DUAL IN-LINE; PLASTIC (SOT-102A)






⊕ Positional accuracy.

Ⓜ Maximum Material Condition.

- (1) Centre-lines of all leads are within  $\pm 0,127$  mm of the nominal position shown; in the worst case, the spacing between any two leads may deviate from nominal by  $\pm 0,254$  mm.
- (2) Lead spacing tolerances apply from seating plane to the line indicated.
- (3) Index may be horizontal as shown, or vertical.

Dimensions in mm

18-LEAD DUAL IN-LINE; PLASTIC (SOT-102CS,HE,KE)



$\oplus$  Positional accuracy.




$\textcircled{M}$  Maximum Material Condition.

(1) Centre-lines of all leads are within  $\pm 0,127$  mm of the nominal position shown; in the worst case, the spacing between any two leads may deviate from nominal by  $\pm 0,254$  mm.

(2) Lead spacing tolerances apply from seating plane to the line indicated.

Dimensions in mm

18-LEAD DUAL IN-LINE; PLASTIC (SOT-102DS)






- ⊕ Positional accuracy.
- Ⓜ Maximum Material Condition.

- (1) Centre-lines of all leads are within  $\pm 0,127$  mm of the nominal position shown; in the worst case, the spacing between any two leads may deviate from nominal by  $\pm 0,254$  mm.
- (2) Lead spacing tolerances apply from seating plane to the line indicated.

Dimensions in mm

14-LEAD MINI-PACK; PLASTIC (SO-14; SOT-108A)



Dimensions in mm

- ⊕ Positional accuracy.
- Ⓜ Maximum Material Condition.

SOLDERING

The reflow solder technique

The preferred technique for mounting miniature components on hybrid thick or thin-film circuits is reflow soldering. Solder is applied to the required areas on the substrate by dipping in a solder bath or, more usually, by screen printing a solder paste. Components are put in place and the solder is reflowed by heating.

Solder pastes consist of very finely powdered solder and flux suspended in an organic liquid binder. They are available in various forms depending on the specification of the solder and the type of binder used. For hybrid circuit use, a tin-lead solder with 2 to 4% silver is recommended. The working temperature of this paste is about 220 to 230 °C when a mild flux is used.


For printing the paste onto the substrate a stainless steel screen with a mesh of 80 to 105 μm is used for which the emulsion thickness should be about 50 μm. To ensure that sufficient solder paste is applied to the substrate, the screen aperture should be slightly larger than the corresponding contact area.

The contact pins are positioned on the substrate, the slight adhesive force of the solder paste being sufficient to keep them in place. The substrate is heated to the solder working temperature preferably by means of a controlled hot plate. The soldering process should be kept as short as possible: 10 to 15 seconds is sufficient to ensure good solder joints and evaporation of the binder fluid. After soldering, the substrate must be cleaned of any remaining flux.





28-LEAD DUAL IN-LINE; PLASTIC (SOT-117)



Dimensions in mm


⊕ Positional accuracy.

Ⓜ Maximum Material Condition.

- (1) Centre-lines of all leads are within  $\pm 0,127$  mm of the nominal position shown; in the worst case, the spacing between any two leads may deviate from nominal by  $\pm 0,254$  mm.
- (2) Lead spacing tolerances apply from seating plane to the line indicated.
- (3) Index may be horizontal as shown, or vertical.


# PACKAGE OUTLINES

## 28-LEAD DUAL IN-LINE; PLASTIC (SOT-117A,D)




Dimensions in mm

40-LEAD DUAL IN-LINE; PLASTIC (SOT-129)




- (1) Index may be horizontal as shown, or vertical.
- (2) Lead spacing tolerances apply from seating plane to the line indicated.
- (3) Centre-lines of all leads are within  $\pm 0.127$  mm of the nominal position shown; in the worst case, the spacing between any two leads may deviate from nominal by  $\pm 0.254$  mm.



Dimensions in mm

9-LEAD SINGLE IN-LINE; PLASTIC POWER (SOT-131A, B)




Dimensions in mm

- ⊕ Positional accuracy.
- Ⓜ Maximum Material Condition.

(1) Centre-lines of all leads are within  $\pm 0,127$  mm of the nominal position shown; in the worst case, the spacing between any two leads may deviate from nominal by  $\pm 0,254$  mm.

28-LEAD MINI-PACK; PLASTIC (SO-28; SOT-136A)



**SOLDERING**

**1. Soldering iron or pulse heated solder tool**

Apply the heating tool to the flat part of the pin only.

Limit the contact time to maximum 10 seconds up to 300 °C, or 5 seconds up to maximum 400 °C.

When using the proper tools, all pins can be soldered in one operation within 2 to 5 seconds and 270 to 320 °C.

**2. By dip or wave**


The maximum permissible temperature of the solder is 260 °C. The permissible total time of immersing the whole package in the bath is 10 seconds, if it is allowed to cool down to less than 150 °C within 6 seconds.

**3. Repairing soldered joints**

The same precautions and limits apply as in (1) above.

If the vertical part of the pin needs heating, reduce the soldering iron temperature to 260 °C.

24-LEAD MINI-PACK; PLASTIC (SO-24; SOT-137A)



SOLDERING

The reflow solder technique

The preferred technique for mounting miniature components on hybrid thick or thin-film circuits is reflow soldering. Solder is applied to the required areas on the substrate by dipping in a solder bath or, more usually, by screen printing a solder paste. Components are put in place and the solder is reflowed by heating.


Solder pastes consist of very finely powdered solder and flux suspended in an organic liquid binder. They are available in various forms depending on the specification of the solder and the type of binder used. For hybrid circuit use, a tin-lead solder with 2 to 4% silver is recommended. The working temperature of this paste is about 220 to 230 °C when a mild flux is used.

For printing the paste onto the substrate a stainless steel screen with a mesh of 80 to 105  $\mu\text{m}$  is used for which the emulsion thickness should be about 50  $\mu\text{m}$ . To ensure that sufficient solder paste is applied to the substrate, the screen aperture should be slightly larger than the corresponding contact area.

The contact pins are positioned on the substrate, the slight adhesive force of the solder paste being sufficient to keep them in place. The substrate is heated to the solder working temperature preferably by means of a controlled hot plate. The soldering process should be kept as short as possible: 10 to 15 seconds is sufficient to ensure good solder joints and evaporation of the binder fluid. After soldering, the substrate must be cleaned of any remaining flux.



9-LEAD SINGLE IN-LINE; PLASTIC (SOT-142)



7283293.1

Dimensions in mm




⊕ Positional accuracy.

Ⓜ Maximum Material Condition.

- (1) Centre-lines of all leads are within  $\pm 0,127$  mm of the nominal position shown; in the worst case, the spacing between any two leads may deviate from nominal by  $\pm 0,254$  mm.
- (2) Lead spacing tolerances apply from seating plane to the line indicated.



20-LEAD DUAL IN-LINE; PLASTIC (SOT-146)



side view

$\oplus$  Positional accuracy.




$\textcircled{M}$  Maximum Material Condition.

(1) Centre-lines of all leads are within  $\pm 0,127$  mm of the nominal position shown; in the worst case, the spacing between any two leads may deviate from nominal by  $\pm 0,254$  mm.

(2) Lead spacing tolerances apply from seating plane to the line indicated.

Dimensions in mm

12-LEAD DUAL IN-LINE; PLASTIC WITH METAL COOLING FIN  
(SOT-150)



Dimensions in mm

⊕ Positional accuracy.



Ⓜ Maximum Material Condition.

(1) Centre-lines of all leads are within  $\pm 0,127$  mm of the nominal position shown; in the worst case, the spacing between any two leads may deviate from nominal by  $\pm 0,254$  mm.

7283549,2



40-LEAD MINI-PACK; PLASTIC (VSO-40; SOT-158A)



Dimensions in mm

- ⊕ Positional accuracy.
- Ⓜ Maximum Material Condition.

SOLDERING

The reflow solder technique


The preferred technique for mounting miniature components on hybrid thick or thin-film circuits is reflow soldering. Solder is applied to the required areas on the substrate by dipping in a solder bath or, more usually, by screen printing a solder paste. Components are put in place and the solder is reflowed by heating.

Solder pastes consist of very finely powdered solder and flux suspended in an organic liquid binder. They are available in various forms depending on the specification of the solder and the type of binder used. For hybrid circuit use, a tin-lead solder with 2 to 4% silver is recommended. The working temperature of this paste is about 220 to 230 °C when a mild flux is used.

For printing the paste onto the substrate a stainless steel screen with a mesh of 80 to 105 μm is used for which the emulsion thickness should be about 50 μm. To ensure that sufficient solder paste is applied to the substrate, the screen aperture should be slightly larger than the corresponding contact area.

The contact pins are positioned on the substrate, the slight adhesive force of the solder paste being sufficient to keep them in place. The substrate is heated to the solder working temperature preferably by means of a controlled hot plate. The soldering process should be kept as short as possible: 10 to 15 seconds is sufficient to ensure good solder joints and evaporation of the binder fluid. After soldering, the substrate must be cleaned of any remaining flux.

16-LEAD MINI-PACK; PLASTIC (SO-16L; SOT-162A)



**SOLDERING**

**The reflow solder technique**

The preferred technique for mounting miniature components on hybrid thick or thin-film circuits is reflow soldering. Solder is applied to the required areas on the substrate by dipping in a solder bath or, more usually, by screen printing a solder paste. Components are put in place and the solder is reflowed by heating.


Solder pastes consist of very finely powdered solder and flux suspended in an organic liquid binder. They are available in various forms depending on the specification of the solder and the type of binder used. For hybrid circuit use, a tin-lead solder with 2 to 4% silver is recommended. The working temperature of this paste is about 220 to 230 °C when a mild flux is used.

For printing the paste onto the substrate a stainless steel screen with a mesh of 80 to 105 μm is used for which the emulsion thickness should be about 50 μm. To ensure that sufficient solder paste is applied to the substrate, the screen aperture should be slightly larger than the corresponding contact area.

The contact pins are positioned on the substrate, the slight adhesive force of the solder paste being sufficient to keep them in place. The substrate is heated to the solder working temperature preferably by means of a controlled hot plate. The soldering process should be kept as short as possible: 10 to 15 seconds is sufficient to ensure good solder joints and evaporation of the binder fluid.

After soldering, the substrate must be cleaned of any remaining flux.

20-LEAD MINI-PACK; PLASTIC (SO-20; SOT-163A)



SOLDERING

The reflow solder technique

The preferred technique for mounting miniature components on hybrid thick or thin-film circuits is reflow soldering. Solder is applied to the required areas on the substrate by dipping in a solder bath or, more usually, by screen printing a solder paste. Components are put in place and the solder is reflowed by heating.

Solder pastes consist of very finely powdered solder and flux suspended in an organic liquid binder. They are available in various forms depending on the specification of the solder and the type of binder used. For hybrid circuit use, a tin-lead solder with 2 to 4% silver is recommended. The working temperature of this paste is about 220 to 230 °C when a mild flux is used.

For printing the paste onto the substrate a stainless steel screen with a mesh of 80 to 105 μm is used for which the emulsion thickness should be about 50 μm. To ensure that sufficient solder paste is applied to the substrate, the screen aperture should be slightly larger than the corresponding contact area.

The contact pins are positioned on the substrate, the slight adhesive force of the solder paste being sufficient to keep them in place. The substrate is heated to the solder working temperature preferably by means of a controlled hot plate. The soldering process should be kept as short as possible: 10 to 15 seconds is sufficient to ensure good solder joints and evaporation of the binder fluid. After soldering, the substrate must be cleaned of any remaining flux.



# Electronic components and materials for professional, industrial and consumer uses from the world-wide Philips Group of Companies

**Argentina:** PHILIPS ARGENTINA S.A., Div. Elcoma, Vedia 3892, 1430 BUENOS AIRES, Tel. 541-7141/7242/7343/7444/7545.  
**Australia:** PHILIPS INDUSTRIES HOLDINGS LTD., Elcoma Division, 11 Waltham Street, ARTARMON, N.S.W. 2064, Tel. (02) 439 3322.  
**Austria:** ÖSTERREICHISCHE PHILIPS BAUELEMENTE INDUSTRIE G.m.b.H., Triester Str. 64, A-1101 WIEN, Tel. 62 91 11.  
**Belgium:** N.V. PHILIPS & MBE ASSOCIATED, 9 rue du Pavillon, B-1030 BRUXELLES, Tel. (02) 242 7400.  
**Brazil:** IBRAPE, Caixa Postal 7383, Av. Brigadeiro Faria Lima, 1735 SAO PAULO, SP, Tel. (011) 211-2600.  
**Canada:** PHILIPS ELECTRONICS LTD., Electron Devices Div., 601 Milner Ave., SCARBOROUGH, Ontario, M1B 1M8, Tel. 292-5161.  
**Chile:** PHILIPS CHILENA S.A., Av. Santa Maria 0760, SANTIAGO, Tel. 39-4001.  
**Colombia:** IND. PHILIPS DE COLOMBIA S.A., c/o IPRELENCO LTD., Calle 17, No. 9-21, Of. 202, BOGOTA, D.E., Tel. 57-2347493.  
**Denmark:** MINIWATT A/S, Strandlodsvej 2, P.O. Box 1919, DK 2300 COPENHAGEN S, Tel. (01) 54 11 33.  
**Finland:** OY PHILIPS AB, Elcoma Division, Kaivokatu 8, SF-00100 HELSINKI 10, Tel. 17271.  
**France:** R.T.C. LA RADIOTECHNIQUE-COMPELEC, 130 Avenue Ledru Rollin, F-75540 PARIS 11, Tel. 338 80-00.  
**Germany (Fed. Republic):** VALVO, UB Bauelemente der Philips G.m.b.H., Valvo Haus, Burchardstrasse 19, D-2 HAMBURG 1, Tel. (040) 3296-0.  
**Greece:** PHILIPS S.A. HELLENIQUE, Elcoma Division, 52, Av. Syngrou, ATHENS, Tel. 9215111.  
**Hong Kong:** PHILIPS HONG KONG LTD., Elcoma Div., 15/F Philips Ind. Bldg., 24-28 Kung Yip St., KWAI CHUNG, Tel. (0)-245121.  
**India:** PEICO ELECTRONICS & ELECTRICALS LTD., Elcoma Dept., Band Box Building, 254-D Dr. Annie Besant Rd., BOMBAY - 400 025, Tel. 4220387/4220311.  
**Indonesia:** P.T. PHILIPS-RALIN ELECTRONICS, Elcoma Div., Panim Bank Building, 2nd Fl., Jl. Jend. Sudirman, P.O. Box 223, JAKARTA, Tel. 716131.  
**Ireland:** PHILIPS ELECTRICAL (IRELAND) LTD., Newstead, Clonskeagh, DUBLIN 14, Tel. 693355.  
**Italy:** PHILIPS S.p.A., Sezione Elcoma, Piazza IV Novembre 3, I-20124 MILANO, Tel. 2-6752.1.  
**Japan:** NIHON PHILIPS CORP., Shuwa Shinagawa Bldg., 26-33 Takanawa 3-chome, Minato-ku, TOKYO (108), Tel. 448-5611.  
(IC Products) SIGNETICS JAPAN LTD., 8-7 Sanbancho Chiyoda-ku, TOKYO 102, Tel. (03) 230-1521.  
**Korea (Republic of):** PHILIPS ELECTRONICS (KOREA) LTD., Elcoma Div., Philips House, 260-199 Itaewon-dong, Yongsan-ku, SEOUL, Tel. 794-4202.  
**Malaysia:** PHILIPS MALAYSIA SDN. BERHAD, No. 4 Persiaran Barat, Petaling Jaya, P.O.B. 2163, KUALA LUMPUR, Selangor, Tel. 7744 11.  
**Mexico:** ELECTRONICA, S.A. de C.V., Carr. México-Toluca km. 62.5, TOLUCA, Edo. de México 50140, Tel. Toluca 91 (721) 613-00.  
**Netherlands:** PHILIPS NEDERLAND, Marktgroep Elcoma, Postbus 90050, 5600 PB EINDHOVEN, Tel. (040) 793333.  
**New Zealand:** PHILIPS NEW ZEALAND LTD., Elcoma Division, 110 Mt. Eden Road, C.P.O. Box 1041, AUCKLAND, Tel. 605-914.  
**Norway:** NORSK A/S PHILIPS, Electronica Dept., Sandstuveien 70, OSLO 6, Tel. 680200.  
**Peru:** CADESA, Av. Alfonso Ugarte 1268, LIMA 5, Tel. 326870.  
**Philippines:** PHILIPS INDUSTRIAL DEV. INC., 2246 Pasong Tamo, P.O. Box 911, Makati Comm. Centre, MAKATI-RIZAL 3116, Tel. 86-89-51 to 59.  
**Portugal:** PHILIPS PORTUGUESA S.A.R.L., Av. Eng. Duarte Pacheco 6, 1009 LISBOA Codex, Tel. 683121.  
**Singapore:** PHILIPS PROJECT DEV. (Singapore) PTE LTD., Elcoma Div., Lorong 1, Toa Payoh, SINGAPORE 1231, Tel. 3502000.  
**South Africa:** EDAC (PTY) LTD., 3rd Floor Rainer House, Upper Railway Rd. & Ove St., New Doornfontein, JOHANNESBURG 2001, Tel. 614-2362/9.  
**Spain:** MINIWATT S.A., Balmes 22, BARCELONA 7, Tel. 301 63 12.  
**Sweden:** PHILIPS KOMPONENTER A.B., Lidingsvägen 50, S-11584 STOCKHOLM 27, Tel. 08/7821000.  
**Switzerland:** PHILIPS A.G., Elcoma Dept., Allmendstrasse 140-142, CH-8027 ZÜRICH, Tel. 01-488 2211.  
**Taiwan:** PHILIPS TAIWAN LTD., 3rd Fl., San Min Building, 57-1, Chung Shan N. Rd, Section 2, P.O. Box 22978, TAIPEI, Tel. (02)-5631717.  
**Thailand:** PHILIPS ELECTRICAL CO. OF THAILAND LTD., 283 Silom Road, P.O. Box 961, BANGKOK, Tel. 2373-6330-9.  
**Turkey:** TÜRK PHILIPS TICARET A.S., Elcoma Department, İnönü Cad. No. 78-80, İSTANBUL, Tel. 4359 10.  
**United Kingdom:** MULLARD LTD., Mullard House, Torrington Place, LONDON WC1E 7HD, Tel. 01-5806633.  
**United States:** (Active Devices & Materials) AMPEREX SALES CORP., Providence Pike, SLATERSVILLE, R.I. 02876, Tel. (401) 762-9000.  
(Passive Devices) MEPCO/ELECTRA INC., Columbia Rd., MORRISTOWN, N.J. 07960, Tel. (201) 539-2000.  
(Passive Devices & Electromechanical Devices) CENTRALAB INC., 5855 N. Glen Park Rd., MILWAUKEE, WI 53201, Tel. (414) 228-7380.  
(IC Products) SIGNETICS CORPORATION, 811 East Argus Avenue, SUNNYVALE, California 94086, Tel. (408) 739-7700.  
**Uruguay:** LUZILECTRON S.A., Avda Uruguay 1287, P.O. Box 907, MONTEVIDEO, Tel. 91 43 21.  
**Venezuela:** IND. VENEZOLANAS PHILIPS S.A., Elcoma Dept., A. Ppal de los Ruices, Edif. Centro Colgate, CARACAS, Tel. 3605 11

**For all other countries apply to:** Philips Electronic Components and Materials Division, International Business Relations, Building BAE, P.O. Box 218, 5600 MD EINDHOVEN, The Netherlands, Tel. +31 40723304, Telex 35000 phctnl